| Age | Commit message (Collapse) | Author |
|---|
|
Each Allwinner SoC contains a SoC ID, which can be used to identify
a chip.
Add a function to retrieve this value and print it upon initializing
ATF.
|
|
Allwinner provided code for setting up the pinmux configuration.
Only that this code has no user, so we can completely remove it.
|
|
On the Pine64 boards (at least on some of them) the PMIC does not reset
the DRAM voltage (DCDC5) to the required 1.5V.
Program the respective AXP register to improve DRAM stability.
|
|
Different ways of booting set up the clocks differently, so lets
initialize the basic clocks here to be on the same page.
|
|
Nah, compilers are way too clever these days to fall for those simple
delay loops, in fact the function resulted into a single "ret" to be
generated.
Use an inline assembly loop instead.
|
|
The CPU power down/up code has delays in the sequence. It turns out that
the udelay() function has been optimized away by the compiler, so there
is no delay in between the steps in the sequence.
Moreover actually having those delays in the sequence breaks the code
(the PSCI handler hangs).
Until we know if and what delays are actually needed, lets change the
code to be easily able to turn on and off the delays - and turn it off
for now to mimic the current behaviour.
This allows fixing (and reusing) the udelay() function in a next step.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
The DLDO4 switch enables power to the SDIO module slot, which usually
carries a WiFi module.
Enable this power rail unconditionally for now until we have proper
regulator support.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
For debugging purposes it seems useful to output the part of memory that
ATF is running in. Get the current location of the PC and deduct the
SRAM/DRAM region we have been loaded to.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
The default security setup makes all peripherals available to the
non-secure world.
Set the RSB (which connects to the PMIC, which is exclusively controlled
by firmware) and SRAM A1 to be secure-only.
This prevents accidental (or malicious) tinkering with the PMIC, which is
potentially harmful to the board.
NOTE: This does not seem to work as expected, since access is apparently
still possile from the non-secure side.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
Now that we have the PMIC set up and directly accessible, use its
power-down register to implement PSCI's SYSTEM_OFF call.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
Most boards featuring the Allwinner A64 SoC also use an AXP 803 power
management IC (PMIC) to set and switch voltages.
Add code to initialize Allwinner's RSB bus, which is used to talk to the
PMIC more easily and faster than I2C.
Then do the necessary setup, which in our case consists of enabling the
DC1SW port, which powers USB and the Ethernet PHY and setting the DCDC1
voltage to 3.3V (instead of the default 3.0V).
Also export the PMIC access function to be callable from the PSCI code.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
Spamming the (shared) console from firmware with debug messages on (PSCI)
service calls is really a bad idea, so just remove those to keep the
firmware silent.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
This code is snake oil, since we don't get any parameters passed via
registers, so just remove another change to generic code.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
This information is not correct anymore, so just remove it.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
Improve readability by removing comments that just repeat the code
and trim the line width to fit into 80 characters.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
Remove pointless (because commented) code.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
RAM_LOCATION_ID and friends are not used, so just remove them.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
Remove those changes to the non-platform specific directory.
They are pointless and platform ports should confine their code to the
platform directory.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
Allwinner provided some vendor specific services handled by ATF, which
we no longer need. Also they were placed in the wrong ID range (generic
ARM services) and not in the vendor specific area.
The main service that gets lost is the transfer to AArch64 EL2, which
we can easily do ourselves using the RMR register.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
Without the arisc we don't need client side mailboxes and SCPI support,
so remove the code for that.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
We no longer need and want the arisc, so remove all code that was
associated with it.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
The arisc can tell the PMIC to power down the SoC, but we are going to
loose the arisc, so replace the arisc implementation for shutdown with a
warning and a hang until we have the PMIC code in place.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
We cannot ask the arisc for help anymore, so let's program the watchdog
to trigger a reset in the shortest possible time period to achieve
a system reset if non-secure world requests it.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
Rework the SMP secondary cores bringup and shutdown to not use the arisc
blob. Instead let ATF do its job and enable/disable the power clamp and
further registers.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
As ATF is now disguised as the SCP, eventually boot0 will power on
the arisc and it will try to let it execute OpenRISC code.
Provide some OpenRISC code to shut the core down again, by setting
the shutdown bit in the PMR special register.
The code sequence is:
l.xor r0, r0, r0 ; clear r0
l.ori r1, r0, 0xc0 ; r1 = 0xc0
l.mtspr r0, r1, 0x4000 ; PMR(@0x4000) := r1 (0x40)
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
As ATF now lives in SRAM, we can't load it directly as the ATF binary
anymore (it would always be loaded into DRAM then).
Instead we disguise it as the SCP, which does not require a specific
boot0 header.
Remove all the code that was prefixing the binary with the boot0 header
(which was a bit misplaced in generic code anyway).
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
Drop back into non-secure world into the AArch64 state now.
This allows U-Boot to run in 64-bit mode, so no need to call back
into the firmware to eventually launch 64-bit kernels.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
Without the arisc there is no need to reserve a memory mapping for
later. Remove the entries from the data structure to avoid unneeded
mappings.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
On some boards there are issues with SRAM C, so we move ATF to run from
SRAM A2 for now. It actually gives us > 32KB of working space, so a debug
version works here as well.
SRAM A2 is documented to be secure only, which seems like a good fit for
secure monitor runtime code. But apparently this is not really true,
since it's still accessible for the non-secure side.
Also SRAM A2 is tighly coupled to the arisc (OpenRISC controller) and
thus not the ideal place to be hogged with ARM code.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
This moves ATF from the (unsecured) DRAM into SRAM C.
Not fully decided if this is the place it should eventually live, but
it's better than using the beginning of DRAM for it.
SRAM C could be programmed to be secure only (not done here yet).
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
If we soon run in SRAM, the memory mapping code maps .text & friends
anyway, so we can confine the device mapping to the actual memory
region used by devices. We exclude the SRAM/BROM regions.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
Without the arisc we don't need any buffer memory for SCP communication
anymore, so we can drastically reduce the memory footprint of ATF
from 2MB to 64KB. This is needed to put ATF eventually in SRAM.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
U-Boot gets loaded at 160MB into the DRAM, not at 128MB.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
There are two SMC calls that allowed non-secure software to read and
write _every_ "register", in fact memory locations.
This breaks the whole secure/non-secure separation scheme and thus
has to go.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
Allwinner removed the code which prints a meaningful debug output
if an assertion triggered.
Revert that part to give a clue about what's wrong instead of just
silently halting.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
The Allwinner code defined a platform specific GIC setup. However
we don't need secure IRQs or a special setup, so we can easily go with
the default ARM GIC setup provided by the driver.
Remove the unneeded code file, associated calls and code lines.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
The generic ARM GIC setup code has an assertion about a valid GICv3
redistributor base address.
Remove this to allow to setup GICv2s using the generic interface.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
Currently the generic GIC driver code has an assert to halt if no valid
pointer to the list of secure interrupts is specified.
Rework this to barf only if the number of secure interrupts is greater
than zero.
This allows to specify zero secure interrupts and pass a NULL pointer
for the table address.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
Add a function to get the highest implemented exception level and
use that for entering BL3-3 in.
Also we make the bit-size we enter non-secure world a parameter, so that
we can easily switch between AArch32 and AArch64.
(HACK: Keep entering U-Boot still in AArch32 SVC for now.)
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
sun50iw1p1.h contains a lot of register addresses and platform
specific defines, the vast majority of them both unused by the code
and also not needed for a bl31 setup.
Remove the header file and pull the actually needed definitions into
sunxi_def.h.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
The serial debug driver is hard to read. Also it uses a C struct
to describe a fixed hardware device' register layout.
Clean up the code to be more readable and switch to the usual
(BASE_ADDR + REG_OFFSET) scheme for accessing registers.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
This function does nothing, apparently it was copied from the FVP
code. Remove its definition and the call.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
Instead of commenting the routine from FVP and the call, simply
define the print_plat_interconnect_regs macros as empty, which is
the recommended way in case there is no interconnect information
available.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
We actually have the short SHA1 of the HEAD commit already in the
output, so there is no need for that extra bloated code to insert
it into the binary. Remove it.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
We have macros to generate define and populate the memory map
structures, but in fact need only one instance for EL3, as sunxi
does not need EL1 page tables.
Remove the unneeded code.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
The TSP is just for testing a secure payload, which we don't need,
so just remove the code.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
The sun50i port only uses BL31, so there is no need for then BL1 and BL2
code files (copied from the FVP port). Remove them.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
No need to compile those code in.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
