1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
|
// SPDX-License-Identifier: BSD-2-Clause
/*
* Copyright (c) 2016, Xilinx Inc.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
*
* 1. Redistributions of source code must retain the above copyright notice,
* this list of conditions and the following disclaimer.
*
* 2. Redistributions in binary form must reproduce the above copyright notice,
* this list of conditions and the following disclaimer in the documentation
* and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
#include <assert.h>
#include <drivers/cdns_uart.h>
#include <io.h>
#include <keep.h>
#include <mm/core_mmu.h>
#include <util.h>
#define CDNS_UART_CONTROL 0
#define CDNS_UART_MODE 4
#define CDNS_UART_IEN 8
#define CDNS_UART_IRQ_STATUS 0x14
#define CDNS_UART_CHANNEL_STATUS 0x2c
#define CDNS_UART_FIFO 0x30
#define CDNS_UART_CONTROL_RXRES BIT(0)
#define CDNS_UART_CONTROL_TXRES BIT(1)
#define CDNS_UART_CONTROL_RXEN BIT(2)
#define CDNS_UART_CONTROL_TXEN BIT(4)
#define CDNS_UART_MODE_8BIT (0 << 1)
#define CDNS_UART_MODE_PARITY_NONE (0x4 << 3)
#define CDNS_UART_MODE_1STP (0 << 6)
#define CDNS_UART_CHANNEL_STATUS_TFUL BIT(4)
#define CDNS_UART_CHANNEL_STATUS_TEMPTY BIT(3)
#define CDNS_UART_CHANNEL_STATUS_REMPTY BIT(1)
#define CDNS_UART_IRQ_RXTRIG BIT(0)
#define CDNS_UART_IRQ_RXTOUT BIT(8)
static vaddr_t chip_to_base(struct serial_chip *chip)
{
struct cdns_uart_data *pd =
container_of(chip, struct cdns_uart_data, chip);
return io_pa_or_va(&pd->base);
}
static void cdns_uart_flush(struct serial_chip *chip)
{
vaddr_t base = chip_to_base(chip);
while (!(io_read32(base + CDNS_UART_CHANNEL_STATUS) &
CDNS_UART_CHANNEL_STATUS_TEMPTY))
;
}
static bool cdns_uart_have_rx_data(struct serial_chip *chip)
{
vaddr_t base = chip_to_base(chip);
return !(io_read32(base + CDNS_UART_CHANNEL_STATUS) &
CDNS_UART_CHANNEL_STATUS_REMPTY);
}
static int cdns_uart_getchar(struct serial_chip *chip)
{
vaddr_t base = chip_to_base(chip);
while (!cdns_uart_have_rx_data(chip))
;
return io_read32(base + CDNS_UART_FIFO) & 0xff;
}
static void cdns_uart_putc(struct serial_chip *chip, int ch)
{
vaddr_t base = chip_to_base(chip);
/* Wait until there is space in the FIFO */
while (io_read32(base + CDNS_UART_CHANNEL_STATUS) &
CDNS_UART_CHANNEL_STATUS_TFUL)
;
/* Send the character */
io_write32(base + CDNS_UART_FIFO, ch);
}
static const struct serial_ops cdns_uart_ops = {
.flush = cdns_uart_flush,
.getchar = cdns_uart_getchar,
.have_rx_data = cdns_uart_have_rx_data,
.putc = cdns_uart_putc,
};
KEEP_PAGER(cdns_uart_ops);
/*
* we rely on the bootloader having set up the HW correctly, we just enable
* transmitter/receiver here, just in case.
*/
void cdns_uart_init(struct cdns_uart_data *pd, paddr_t base, uint32_t uart_clk,
uint32_t baud_rate)
{
pd->base.pa = base;
pd->chip.ops = &cdns_uart_ops;
if (!uart_clk || !baud_rate)
return;
/* Enable UART and RX/TX */
io_write32(base + CDNS_UART_CONTROL,
CDNS_UART_CONTROL_RXEN | CDNS_UART_CONTROL_TXEN);
cdns_uart_flush(&pd->chip);
}
|
