1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
|
// SPDX-License-Identifier: BSD-2-Clause
/*
* Copyright (c) 2018, Linaro Limited
*/
#include <gen-asm-defines.h>
#include "imx_pm.h"
DEFINES
{
DEFINE(PM_INFO_MX7_M4_RESERVE0_OFF,
offsetof(struct imx7_pm_info, m4_reserve0));
DEFINE(PM_INFO_MX7_M4_RESERVE1_OFF,
offsetof(struct imx7_pm_info, m4_reserve1));
DEFINE(PM_INFO_MX7_M4_RESERVE2_OFF,
offsetof(struct imx7_pm_info, m4_reserve2));
DEFINE(PM_INFO_MX7_VBASE_OFF, offsetof(struct imx7_pm_info, va_base));
DEFINE(PM_INFO_MX7_PBASE_OFF, offsetof(struct imx7_pm_info, pa_base));
DEFINE(PM_INFO_MX7_ENTRY_OFF, offsetof(struct imx7_pm_info, entry));
DEFINE(PM_INFO_MX7_RESUME_ADDR_OFF,
offsetof(struct imx7_pm_info, tee_resume));
DEFINE(PM_INFO_MX7_DDR_TYPE_OFF,
offsetof(struct imx7_pm_info, ddr_type));
DEFINE(PM_INFO_MX7_SIZE_OFF,
offsetof(struct imx7_pm_info, pm_info_size));
DEFINE(PM_INFO_MX7_DDRC_P_OFF,
offsetof(struct imx7_pm_info, ddrc_pa_base));
DEFINE(PM_INFO_MX7_DDRC_V_OFF,
offsetof(struct imx7_pm_info, ddrc_va_base));
DEFINE(PM_INFO_MX7_DDRC_PHY_P_OFF,
offsetof(struct imx7_pm_info, ddrc_phy_pa_base));
DEFINE(PM_INFO_MX7_DDRC_PHY_V_OFF,
offsetof(struct imx7_pm_info, ddrc_phy_va_base));
DEFINE(PM_INFO_MX7_SRC_P_OFF,
offsetof(struct imx7_pm_info, src_pa_base));
DEFINE(PM_INFO_MX7_SRC_V_OFF,
offsetof(struct imx7_pm_info, src_va_base));
DEFINE(PM_INFO_MX7_IOMUXC_GPR_P_OFF,
offsetof(struct imx7_pm_info, iomuxc_gpr_pa_base));
DEFINE(PM_INFO_MX7_IOMUXC_GPR_V_OFF,
offsetof(struct imx7_pm_info, iomuxc_gpr_va_base));
DEFINE(PM_INFO_MX7_CCM_P_OFF,
offsetof(struct imx7_pm_info, ccm_pa_base));
DEFINE(PM_INFO_MX7_CCM_V_OFF,
offsetof(struct imx7_pm_info, ccm_va_base));
DEFINE(PM_INFO_MX7_GPC_P_OFF,
offsetof(struct imx7_pm_info, gpc_pa_base));
DEFINE(PM_INFO_MX7_GPC_V_OFF,
offsetof(struct imx7_pm_info, gpc_va_base));
DEFINE(PM_INFO_MX7_SNVS_P_OFF,
offsetof(struct imx7_pm_info, snvs_pa_base));
DEFINE(PM_INFO_MX7_SNVS_V_OFF,
offsetof(struct imx7_pm_info, snvs_va_base));
DEFINE(PM_INFO_MX7_ANATOP_P_OFF,
offsetof(struct imx7_pm_info, anatop_pa_base));
DEFINE(PM_INFO_MX7_ANATOP_V_OFF,
offsetof(struct imx7_pm_info, anatop_va_base));
DEFINE(PM_INFO_MX7_LPSR_P_OFF,
offsetof(struct imx7_pm_info, lpsr_pa_base));
DEFINE(PM_INFO_MX7_LPSR_V_OFF,
offsetof(struct imx7_pm_info, lpsr_va_base));
DEFINE(PM_INFO_MX7_GIC_DIST_P_OFF,
offsetof(struct imx7_pm_info, gic_pa_base));
DEFINE(PM_INFO_MX7_GIC_DIST_V_OFF,
offsetof(struct imx7_pm_info, gic_va_base));
DEFINE(PM_INFO_MX7_TTBR0_OFF, offsetof(struct imx7_pm_info, ttbr0));
DEFINE(PM_INFO_MX7_TTBR1_OFF, offsetof(struct imx7_pm_info, ttbr1));
DEFINE(PM_INFO_MX7_NUM_ONLINE_CPUS_OFF,
offsetof(struct imx7_pm_info, num_online_cpus));
DEFINE(PM_INFO_MX7_NUM_LPI_CPUS_OFF,
offsetof(struct imx7_pm_info, num_lpi_cpus));
DEFINE(PM_INFO_MX7_VAL_OFF, offsetof(struct imx7_pm_info, val));
DEFINE(PM_INFO_MX7_FLAG0_OFF, offsetof(struct imx7_pm_info, flag0));
DEFINE(PM_INFO_MX7_FLAG1_OFF, offsetof(struct imx7_pm_info, flag1));
DEFINE(PM_INFO_MX7_DDRC_REG_NUM_OFF,
offsetof(struct imx7_pm_info, ddrc_num));
DEFINE(PM_INFO_MX7_DDRC_REG_OFF,
offsetof(struct imx7_pm_info, ddrc_val));
DEFINE(PM_INFO_MX7_DDRC_PHY_REG_NUM_OFF,
offsetof(struct imx7_pm_info, ddrc_phy_num));
DEFINE(PM_INFO_MX7_DDRC_PHY_REG_OFF,
offsetof(struct imx7_pm_info, ddrc_phy_val));
}
|
