blob: af62d5554c4e7ee5df182b8616ec6164fbb6aa20 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
|
/* SPDX-License-Identifier: BSD-2-Clause */
/*
* Copyright 2017 NXP
*
* Peng Fan <peng.fan@nxp.com>
*/
#ifndef PLAT_IMX_IMX_H
#define PLAT_IMX_IMX_H
#include <stdint.h>
#include <stdbool.h>
#define SOC_MX6SL 0x60
#define SOC_MX6DL 0x61
#define SOC_MX6SX 0x62
#define SOC_MX6Q 0x63
#define SOC_MX6UL 0x64
#define SOC_MX6ULL 0x65
#define SOC_MX6SLL 0x67
#define SOC_MX6D 0x6A
#define SOC_MX7D 0x72
uint32_t imx_get_src_gpr(int cpu);
void imx_set_src_gpr(int cpu, uint32_t val);
bool soc_is_imx6ul(void);
bool soc_is_imx6ull(void);
bool soc_is_imx6sdl(void);
bool soc_is_imx6dq(void);
bool soc_is_imx6dqp(void);
bool soc_is_imx7ds(void);
uint32_t imx_soc_type(void);
void imx_gpcv2_set_core1_pdn_by_software(void);
void imx_gpcv2_set_core1_pup_by_software(void);
void imx_gpcv2_set_core_pgc(bool enable, uint32_t offset);
#endif
|