summaryrefslogtreecommitdiff
path: root/plat/fvp
AgeCommit message (Expand)Author
2014-06-24Remove all checkpatch errors from codebaseJuan Castillo
2014-06-24Simplify entry point information generation code on FVPVikram Kanigiri
2014-06-24fvp: Fix register name in 'plat_print_gic_regs' macroSandrine Bailleux
2014-06-23Remove calling CPU mpidr from bakery lock APIAndrew Thoelke
2014-06-23Merge pull request #145 from athoelke/at/psci-memory-optimization-v2danh-arm
2014-06-23Correctly dimension the PSCI aff_map_node arrayAndrew Thoelke
2014-06-23Merge pull request #143 from athoelke/at/remove-nsramdanh-arm
2014-06-20Remove NSRAM from FVP memory mapAndrew Thoelke
2014-06-18Merge pull request #135 from soby-mathew/sm/remove-reinit-of-timersdanh-arm
2014-06-18Remove re-initialisation of system timers after warm boot for FVPSoby Mathew
2014-06-17Merge pull request #134 from jcastillo-arm/jc/tf-issues/179danh-arm
2014-06-16Set correct value for SYS_ID_REV_SHIFT in FVPJuan Castillo
2014-06-16Merge pull request #130 from athoelke/at/inline-asm-sysreg-v2danh-arm
2014-06-12Merge pull request #125 from sandrine-bailleux/sb/remove-bl2_el_change_mem_ptrachingupta
2014-06-10Make system register functions inline assemblyAndrew Thoelke
2014-06-05fvp: Remove unused 'bl2_el_change_mem_ptr' variableSandrine Bailleux
2014-06-02Enable mapping higher physical addressLin Ma
2014-05-29Allow platform parameter X1 to be passed to BL3-1Andrew Thoelke
2014-05-27Further renames of platform porting functionsDan Handley
2014-05-23Add enable mmu platform porting interfacesDan Handley
2014-05-23Rename FVP specific files and functionsDan Handley
2014-05-23Move BL porting functions into platform.hDan Handley
2014-05-23Split platform.h into separate headersDan Handley
2014-05-23Remove unused data declarationsDan Handley
2014-05-23Remove extern keyword from function declarationsDan Handley
2014-05-23Merge pull request #101 from sandrine-bailleux:sb/tf-issue-81-v2Andrew Thoelke
2014-05-23Make the memory layout more flexibleSandrine Bailleux
2014-05-23Make BL1 RO and RW base addresses configurableSandrine Bailleux
2014-05-23Merge pull request #104 from athoelke:at/tsp-entrypoints-v2Andrew Thoelke
2014-05-23Merge pull request #102 from achingupta:ag/tf-issues#104-v2Andrew Thoelke
2014-05-23Merge pull request #100 from jcastillo-arm:jc/tf-issues/149-v4Andrew Thoelke
2014-05-23Limit BL3-1 read/write access to SRAMAndrew Thoelke
2014-05-22Add support for synchronous FIQ handling in TSPAchin Gupta
2014-05-22Introduce platform api to access an ARM GICAchin Gupta
2014-05-22Introduce interrupt registration framework in BL3-1Achin Gupta
2014-05-22fvp: Move TSP from Secure DRAM to Secure SRAMSandrine Bailleux
2014-05-22TSP: Let the platform decide which secure memory to useSandrine Bailleux
2014-05-22Reserve some DDR DRAM for secure use on FVP platformsJuan Castillo
2014-05-22Add support for BL3-1 as a reset vectorVikram Kanigiri
2014-05-22Rework memory information passing to BL3-x imagesVikram Kanigiri
2014-05-22Populate BL31 input parameters as per new specVikram Kanigiri
2014-05-22Rework handover interface between BL stagesVikram Kanigiri
2014-05-16Rework BL3-1 unhandled exception handling and reportingSoby Mathew
2014-05-16Merge pull request #69 from sandrine-bailleux:sb/split-mmu-fcts-per-elAndrew Thoelke
2014-05-12Fixes for TZC configuration on FVPAndrew Thoelke
2014-05-09fvp: Provide per-EL MMU setup functionsSandrine Bailleux
2014-05-09Introduce IS_IN_ELX() macrosSandrine Bailleux
2014-05-08Merge pull request #65 from vikramkanigiri/vk/console_initdanh-arm
2014-05-08Ensure a console is initialized before it is usedVikram Kanigiri
2014-05-08Merge pull request #61 from athoelke/use-mrs-msr-from-assembler-v2danh-arm
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-18 21:19:31 +0000