diff options
author | Soby Mathew <soby.mathew@arm.com> | 2014-08-14 12:49:05 +0100 |
---|---|---|
committer | Dan Handley <dan.handley@arm.com> | 2014-08-20 19:14:31 +0100 |
commit | add403514d0f792b9df3c81006cd9a9395b213f6 (patch) | |
tree | 284f2c6ee8f2f93eb15a4d698ed79d896e1dd3f4 /docs | |
parent | 24fb838f965cc1250831cd021d6a18b0d371b853 (diff) |
Add CPU specific power management operations
This patch adds CPU core and cluster power down sequences to the CPU specific
operations framework introduced in a earlier patch. Cortex-A53, Cortex-A57 and
generic AEM sequences have been added. The latter is suitable for the
Foundation and Base AEM FVPs. A pointer to each CPU's operations structure is
saved in the per-cpu data so that it can be easily accessed during power down
seqeunces.
An optional platform API has been introduced to allow a platform to disable the
Accelerator Coherency Port (ACP) during a cluster power down sequence. The weak
definition of this function (plat_disable_acp()) does not take any action. It
should be overriden with a strong definition if the ACP is present on a
platform.
Change-Id: I8d09bd40d2f528a28d2d3f19b77101178778685d
Diffstat (limited to 'docs')
-rw-r--r-- | docs/porting-guide.md | 12 |
1 files changed, 12 insertions, 0 deletions
diff --git a/docs/porting-guide.md b/docs/porting-guide.md index 262de73..0a07bff 100644 --- a/docs/porting-guide.md +++ b/docs/porting-guide.md @@ -473,6 +473,18 @@ return address. The default implementation doesn't do anything. +### Function : plat_disable_acp() + + Argument : void + Return : void + +This api allows a platform to disable the Accelerator Coherency Port (if +present) during a cluster power down sequence. The default weak implementation +doesn't do anything. Since this api is called during the power down sequence, +it has restrictions for stack usage and it can use the registers x0 - x17 as +scratch registers. It should preserve the value in x18 register as it is used +by the caller to store the return address. + 3. Modifications specific to a Boot Loader stage ------------------------------------------------- |