summaryrefslogtreecommitdiff
path: root/bl1/aarch64/bl1_arch_setup.c
diff options
context:
space:
mode:
authordanh-arm <dan.handley@arm.com>2014-05-08 12:01:24 +0100
committerdanh-arm <dan.handley@arm.com>2014-05-08 12:01:24 +0100
commit18a17e6a4a146452dc3fa7dd8ad6aecf3a575e80 (patch)
treee2047d2ad1b618b9f021cd824ab36ecfd086db06 /bl1/aarch64/bl1_arch_setup.c
parentfd6fede5b6183143eaac3c79e2bcfb13c0492dea (diff)
parent40fd072548ab47ce21bc48dc8059513048693f4e (diff)
Merge pull request #62 from athoelke/set-little-endian-v2
Set processor endianness immediately after RESET v2
Diffstat (limited to 'bl1/aarch64/bl1_arch_setup.c')
-rw-r--r--bl1/aarch64/bl1_arch_setup.c3
1 files changed, 1 insertions, 2 deletions
diff --git a/bl1/aarch64/bl1_arch_setup.c b/bl1/aarch64/bl1_arch_setup.c
index a1ebbdb..5725bac 100644
--- a/bl1/aarch64/bl1_arch_setup.c
+++ b/bl1/aarch64/bl1_arch_setup.c
@@ -39,10 +39,9 @@ void bl1_arch_setup(void)
{
unsigned long tmp_reg = 0;
- /* Enable alignment checks and set the exception endianess to LE */
+ /* Enable alignment checks */
tmp_reg = read_sctlr_el3();
tmp_reg |= (SCTLR_A_BIT | SCTLR_SA_BIT);
- tmp_reg &= ~SCTLR_EE_BIT;
write_sctlr_el3(tmp_reg);
isb();