blob: 0518ed20e7771e1bd61c13427b6bf81e56ab0310 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
|
;;- Machine description for GNU compiler -- S/390 / zSeries version.
;; Subst patterns.
;; Copyright (C) 2016-2019 Free Software Foundation, Inc.
;; Contributed by Andreas Krebbel (Andreas.Krebbel@de.ibm.com)
;; This file is part of GCC.
;; GCC is free software; you can redistribute it and/or modify it under
;; the terms of the GNU General Public License as published by the Free
;; Software Foundation; either version 3, or (at your option) any later
;; version.
;; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
;; WARRANTY; without even the implied warranty of MERCHANTABILITY or
;; FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
;; for more details.
;; You should have received a copy of the GNU General Public License
;; along with GCC; see the file COPYING3. If not see
;; <http://www.gnu.org/licenses/>.
(define_code_iterator SUBST [rotate ashift lshiftrt ashiftrt])
(define_mode_iterator DSI_VI [SI DI V2QI V4QI V8QI V16QI V2HI V4HI V8HI V2SI V4SI V2DI])
; This expands an register/immediate operand to a register+immediate
; operand to draw advantage of the address style operand format
; providing a addition for free.
(define_subst "addr_style_op_subst"
[(set (match_operand:DSI_VI 0 "" "")
(SUBST:DSI_VI (match_operand:DSI_VI 1 "" "")
(match_operand:SI 2 "" "")))]
""
[(set (match_dup 0)
(SUBST:DSI_VI (match_dup 1)
(plus:SI (match_operand:SI 2 "register_operand" "a")
(match_operand 3 "const_int_operand" "n"))))])
; Use this in the insn name.
(define_subst_attr "addr_style_op" "addr_style_op_subst" "" "_plus")
; In the subst pattern the additional const int operand will be used
; as displacement. In the normal version %Y is able to print the
; operand either as displacement or as base register.
(define_subst_attr "addr_style_op_ops" "addr_style_op_subst" "%Y2" "%Y3(%2)")
; This substitution adds an explicit AND operation to the second
; operand. This way previous operations on the now masked out bits
; might get optimized away.
(define_subst "masked_op_subst"
[(set (match_operand:DSI 0 "" "")
(SUBST:DSI (match_operand:DSI 1 "" "")
(match_operand:SI 2 "" "")))]
""
[(set (match_dup 0)
(SUBST:DSI (match_dup 1)
(and:SI (match_dup 2)
(match_operand:SI 3 "const_int_6bitset_operand" "jm6"))))])
; Use this in the insn name.
(define_subst_attr "masked_op" "masked_op_subst" "" "_and")
; This is like the addr_style_op substitution above but with a CC clobber.
(define_subst "addr_style_op_cc_subst"
[(set (match_operand:DSI 0 "" "")
(ashiftrt:DSI (match_operand:DSI 1 "" "")
(match_operand:SI 2 "" "")))
(clobber (reg:CC CC_REGNUM))]
"REG_P (operands[2])"
[(set (match_dup 0)
(ashiftrt:DSI (match_dup 1)
(plus:SI (match_dup 2)
(match_operand 3 "const_int_operand" "n"))))
(clobber (reg:CC CC_REGNUM))])
(define_subst_attr "addr_style_op_cc" "addr_style_op_cc_subst" "" "_plus")
(define_subst_attr "addr_style_op_cc_ops" "addr_style_op_cc_subst" "%Y2" "%Y3(%2)")
; This is like the masked_op substitution but with a CC clobber.
(define_subst "masked_op_cc_subst"
[(set (match_operand:DSI 0 "" "")
(ashiftrt:DSI (match_operand:DSI 1 "" "")
(match_operand:SI 2 "" "")))
(clobber (reg:CC CC_REGNUM))]
""
[(set (match_dup 0)
(ashiftrt:DSI (match_dup 1)
(and:SI (match_dup 2)
(match_operand:SI 3 "const_int_6bitset_operand" ""))))
(clobber (reg:CC CC_REGNUM))])
(define_subst_attr "masked_op_cc" "masked_op_cc_subst" "" "_and")
; This adds an explicit CC reg set to an operation while keeping the
; set for the operation result as well.
(define_subst "setcc_subst"
[(set (match_operand:DSI 0 "" "")
(match_operand:DSI 1 "" ""))
(clobber (reg:CC CC_REGNUM))]
"s390_match_ccmode(insn, CCSmode)"
[(set (reg CC_REGNUM)
(compare (match_dup 1) (const_int 0)))
(set (match_dup 0) (match_dup 1))])
; Use this in the insn name.
(define_subst_attr "setcc" "setcc_subst" "" "_cc")
; This adds an explicit CC reg set to an operation while dropping the
; result of the operation.
(define_subst "cconly_subst"
[(set (match_operand:DSI 0 "" "")
(match_operand:DSI 1 "" ""))
(clobber (reg:CC CC_REGNUM))]
"s390_match_ccmode(insn, CCSmode)"
[(set (reg CC_REGNUM)
(compare (match_dup 1) (const_int 0)))
(clobber (match_scratch:DSI 0 "=d,d"))])
(define_subst_attr "cconly" "cconly_subst" "" "_cconly")
; Does transformations to switch between patterns unsing risbg +
; clobber CC (z10) and risbgn without clobber (zEC12).
(define_subst "clobbercc_or_nocc_subst"
[(set (match_operand 0 "" "") (match_operand 1 "" ""))]
""
[(set (match_dup 0) (match_dup 1))
(clobber (reg:CC CC_REGNUM))])
; Use this in the insn name to add the target suffix.
(define_subst_attr "clobbercc_or_nocc" "clobbercc_or_nocc_subst"
"_nocc" "_clobbercc")
; Use this in the condition.
(define_subst_attr "z10_or_zEC12_cond" "clobbercc_or_nocc_subst"
"TARGET_ZEC12" "TARGET_Z10 && ! TARGET_ZEC12")
; Use this instead of the risbg instruction.
(define_subst_attr "risbg_n" "clobbercc_or_nocc_subst"
"risbgn" "risbg")
|
