summaryrefslogtreecommitdiff
path: root/opcodes/aarch64-opc-2.c
AgeCommit message (Expand)Author
2018-01-03Update year range in copyright notice of binutils filesAlan Modra
2017-11-09Adds the new Fields and Operand types for the new instructions in Armv8.4-a.Tamar Christina
2017-02-24[AArch64] Additional SVE instructionsRichard Sandiford
2017-01-02Update year range in copyright notice of all files.Alan Modra
2016-12-13[Binutils][AARCH64]Remove Cn register for coprocessor CRn, CRm fieldRenlin Li
2016-11-18[AArch64] Add ARMv8.3 FCMLA and FCADD instructionsSzabolcs Nagy
2016-11-18[AArch64] Add ARMv8.3 weaker release consistency load instructionsSzabolcs Nagy
2016-11-18[AArch64] Add ARMv8.3 javascript floating-point conversion instructionSzabolcs Nagy
2016-11-18[AArch64] Add ARMv8.3 combined pointer authentication load instructionsSzabolcs Nagy
2016-11-11[AArch64] Add ARMv8.3 combined pointer authentication branch instructionsSzabolcs Nagy
2016-11-11[AArch64] Add ARMv8.3 PACGA instructionSzabolcs Nagy
2016-11-11[AArch64] Add ARMv8.3 single source PAC instructionsSzabolcs Nagy
2016-11-11[AArch64] Add ARMv8.3 instructions which are in the NOP spaceSzabolcs Nagy
2016-09-21[AArch64][SVE 31/32] Add SVE instructionsRichard Sandiford
2016-09-21[AArch64][SVE 29/32] Add new SVE core & FP register operandsRichard Sandiford
2016-09-21[AArch64][SVE 28/32] Add SVE FP immediate operandsRichard Sandiford
2016-09-21[AArch64][SVE 27/32] Add SVE integer immediate operandsRichard Sandiford
2016-09-21[AArch64][SVE 26/32] Add SVE MUL VL addressing modesRichard Sandiford
2016-09-21[AArch64][SVE 25/32] Add support for SVE addressing modesRichard Sandiford
2016-09-21[AArch64][SVE 24/32] Add AARCH64_OPND_SVE_PATTERN_SCALEDRichard Sandiford
2016-09-21[AArch64][SVE 23/32] Add SVE pattern and prfop operandsRichard Sandiford
2016-09-21[AArch64][SVE 21/32] Add Zn and Pn registersRichard Sandiford
2016-01-01Copyright update for binutilsAlan Modra
2015-12-14[AArch64][PATCH 14/14] Support FP16 Adv.SIMD Scalar Shift By Immediate instru...Matthew Wahab
2015-12-14[AArch64][PATCH 13/14] Support FP16 Adv.SIMD Shift By Immediate instructions.Matthew Wahab
2015-12-14[AArch64][PATCH 12/14] Support FP16 Adv.SIMD Scalar Pairwise instructions.Matthew Wahab
2015-12-14[AArch64][PATCH 9/14] Support FP16 Adv.SIMD Modified Immediate instructions.Matthew Wahab
2015-12-14[AArch64][PATCH 8/14] Support FP16 Adv.SIMD Across Lanes instructions.Matthew Wahab
2015-12-14[AArch64][PATCH 7/14] Support FP16 Scalar Indexed Element instructions.Matthew Wahab
2015-12-14[AArch64][PATCH 6/14] Support FP16 Vector Indexed Element instructions.Matthew Wahab
2015-12-14[AArch64][PATCH 5/14] Support FP16 Scalar Two Register Misc. instructions.Matthew Wahab
2015-12-14[AArch64][PATCH 4/14] Support FP16 Vector Two Register Misc. instructions.Matthew Wahab
2015-12-14[AArch64][PATCH 3/14] Support ARMv8.2 FP16 Scalar Three Same instructions.Matthew Wahab
2015-12-14[AArch64][PATCH 2/14] Support ARMv8.2 FP16 Vector Three Same instructions.Matthew Wahab
2015-12-11[AArch64][Patch 5/5] Add instruction PSB CSYNCMatthew Wahab
2015-12-11[AArch64][Patch 4/5] Support HINT aliases taking operands.Matthew Wahab
2015-11-27[AArch64][PATCH 3/3] Add floating-point FP16 instructionsMatthew Wahab
2015-11-27[AArch64] Add ARMv8.2 instruction alias REV64.Matthew Wahab
2015-11-27[AArch64] Add ARMv8.2 instructions BFC and REV64.Matthew Wahab
2015-06-02[AArch64] Support for ARMv8.1a Adv.SIMD instructionsMatthew Wahab
2015-06-02[AArch64] Support for ARMv8.1a Limited Ordering Regions extensionMatthew Wahab
2015-03-10[AARCH64] Remove Load/Store register (unscaled immediate) alias.Jiong Wang
2015-01-02ChangeLog rotatation and copyright year updateAlan Modra
2014-09-03[PATCH/AArch64] Implement LSE featureJiong Wang
2014-03-05Update copyright yearsAlan Modra
2013-11-05gas/Yufeng Zhang
2013-02-28include/opcode/Yufeng Zhang
2013-01-30include/opcode/Yufeng Zhang
2012-08-13Add support for 64-bit ARM architecture: AArch64Nick Clifton
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-04 15:28:19 +0000