diff options
| author | Fabio Estevam <fabio.estevam@freescale.com> | 2013-07-12 09:49:31 -0300 |
|---|---|---|
| committer | Shawn Guo <shawn.guo@linaro.org> | 2013-08-22 23:29:18 +0800 |
| commit | 5ff88341cf2cd1096651765409ebca4e6f7c55d1 (patch) | |
| tree | 50d87d4735b3c120f72dd7a04afa567f28e817e4 /arch/arm/boot/dts/imx6qdl.dtsi | |
| parent | 26c3b65da46dac603ac4804539c5afb914da32cd (diff) | |
ARM: dts: imx6qdl.dtsi: Add another uart3 pin group
Signed-off-by: Fabio Estevam <fabio.estevam@freescale.com>
Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
Diffstat (limited to 'arch/arm/boot/dts/imx6qdl.dtsi')
| -rw-r--r-- | arch/arm/boot/dts/imx6qdl.dtsi | 9 |
1 files changed, 9 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/imx6qdl.dtsi b/arch/arm/boot/dts/imx6qdl.dtsi index 76d3745245fa..9c64d17d5853 100644 --- a/arch/arm/boot/dts/imx6qdl.dtsi +++ b/arch/arm/boot/dts/imx6qdl.dtsi @@ -1039,6 +1039,15 @@ MX6QDL_PAD_EIM_EB3__UART3_RTS_B 0x1b0b1 >; }; + + pinctrl_uart3_2: uart3grp-2 { + fsl,pins = < + MX6QDL_PAD_EIM_D24__UART3_TX_DATA 0x1b0b1 + MX6QDL_PAD_EIM_D25__UART3_RX_DATA 0x1b0b1 + MX6QDL_PAD_EIM_D23__UART3_CTS_B 0x1b0b1 + MX6QDL_PAD_EIM_EB3__UART3_RTS_B 0x1b0b1 + >; + }; }; uart4 { |