summaryrefslogtreecommitdiff
path: root/arch/powerpc/cpu/ppc4xx/u-boot-spl.lds
blob: b4e49aaef2e305b55a10166050bf70e81c2f1f97 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
/*
 * Copyright 2012-2013 Stefan Roese <sr@denx.de>
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

MEMORY
{
	sdram : ORIGIN = CONFIG_SPL_BSS_START_ADDR,
		LENGTH = CONFIG_SPL_BSS_MAX_SIZE
	flash : ORIGIN = CONFIG_SPL_TEXT_BASE,
		LENGTH = CONFIG_SYS_SPL_MAX_LEN
}

OUTPUT_ARCH(powerpc)
ENTRY(_start)
SECTIONS
{
#ifdef CONFIG_440
	.bootpg 0xfffff000 :
	{
		arch/powerpc/cpu/ppc4xx/start.o	(.bootpg)

		/*
		 * PPC440 board need a board specific object with the
		 * TLB definitions. This needs to get included right after
		 * start.o, since the first shadow TLB only covers 4k
		 * of address space.
		 */
		CONFIG_BOARDDIR/init.o	(.bootpg)
	} > flash
#endif

	.resetvec 0xFFFFFFFC :
	{
		KEEP(*(.resetvec))
	} > flash

	.text :
	{
		__start = .;
		arch/powerpc/cpu/ppc4xx/start.o	(.text)
		CONFIG_BOARDDIR/init.o	(.text)
		*(.text*)
	} > flash

	. = ALIGN(4);
	.data : { *(SORT_BY_ALIGNMENT(.data*)) } > flash

	. = ALIGN(4);
	.rodata : { *(SORT_BY_ALIGNMENT(.rodata*)) } > flash

	.bss :
	{
		. = ALIGN(4);
		__bss_start = .;
		*(.bss*)
		. = ALIGN(4);
		__bss_end = .;
	} > sdram
}