summaryrefslogtreecommitdiff
path: root/arch/arm/mach-uniphier/board_late_init.c
blob: 6e2008ccd733bcd5762c0a572fb47f6120a93b9c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
/*
 * Copyright (C) 2014-2015 Masahiro Yamada <yamada.masahiro@socionext.com>
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

#include <common.h>
#include <spl.h>
#include <libfdt.h>
#include <nand.h>
#include <linux/io.h>
#include <../drivers/mtd/nand/denali.h>

#include "boot-mode/boot-device.h"

static void nand_denali_wp_disable(void)
{
#ifdef CONFIG_NAND_DENALI
	/*
	 * Since the boot rom enables the write protection for NAND boot mode,
	 * it must be disabled somewhere for "nand write", "nand erase", etc.
	 * The workaround is here to not disturb the Denali NAND controller
	 * driver just for a really SoC-specific thing.
	 */
	void __iomem *denali_reg = (void __iomem *)CONFIG_SYS_NAND_REGS_BASE;

	writel(WRITE_PROTECT__FLAG, denali_reg + WRITE_PROTECT);
#endif
}

struct uniphier_fdt_file {
	const char *compatible;
	const char *file_name;
};

static const struct uniphier_fdt_file uniphier_fdt_files[] = {
	{ "socionext,ph1-ld4-ref", "uniphier-ph1-ld4-ref.dtb", },
	{ "socionext,ph1-ld6b-ref", "uniphier-ph1-ld6b-ref.dtb", },
	{ "socionext,ph1-ld10-ref", "uniphier-ph1-ld10-ref.dtb", },
	{ "socionext,ph1-pro4-ace", "uniphier-ph1-pro4-ace.dtb", },
	{ "socionext,ph1-pro4-ref", "uniphier-ph1-pro4-ref.dtb", },
	{ "socionext,ph1-pro4-sanji", "uniphier-ph1-pro4-sanji.dtb", },
	{ "socionext,ph1-pro5-4kbox", "uniphier-ph1-pro5-4kbox.dtb", },
	{ "socionext,ph1-sld3-ref", "uniphier-ph1-sld3-ref.dtb", },
	{ "socionext,ph1-sld8-ref", "uniphier-ph1-sld8-ref.dtb", },
	{ "socionext,proxstream2-gentil", "uniphier-proxstream2-gentil.dtb", },
	{ "socionext,proxstream2-vodka", "uniphier-proxstream2-vodka.dtb", },
};

static void uniphier_set_fdt_file(void)
{
	DECLARE_GLOBAL_DATA_PTR;
	int i;

	/* lookup DTB file name based on the compatible string */
	for (i = 0; i < ARRAY_SIZE(uniphier_fdt_files); i++) {
		if (!fdt_node_check_compatible(gd->fdt_blob, 0,
					uniphier_fdt_files[i].compatible)) {
			setenv("fdt_file", uniphier_fdt_files[i].file_name);
			return;
		}
	}
}

int board_late_init(void)
{
	puts("MODE:  ");

	switch (spl_boot_device_raw()) {
	case BOOT_DEVICE_MMC1:
		printf("eMMC Boot\n");
		setenv("bootmode", "emmcboot");
		break;
	case BOOT_DEVICE_NAND:
		printf("NAND Boot\n");
		setenv("bootmode", "nandboot");
		nand_denali_wp_disable();
		break;
	case BOOT_DEVICE_NOR:
		printf("NOR Boot\n");
		setenv("bootmode", "norboot");
		break;
	case BOOT_DEVICE_USB:
		printf("USB Boot\n");
		setenv("bootmode", "usbboot");
		break;
	default:
		printf("Unsupported Boot Mode\n");
		return -1;
	}

	uniphier_set_fdt_file();

	return 0;
}