summaryrefslogtreecommitdiff
path: root/arch/arm/include/asm/arch-u8500/u8500.h
blob: 0d6dbb7dbba52e01e71aa0a043efe43875040d40 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
/*
 * Copyright (C) ST-Ericsson SA 2009
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */

#ifndef __U8500_H
#define __U8500_H

/*
 * base register values for U8500
 */
#define CFG_PRCMU_BASE		0x80157000	/* Power, reset and clock
						   Management Unit */
#define CFG_SDRAMC_BASE		0x903CF000	/* SDRAMC cnf registers */
#define CFG_FSMC_BASE		0x80000000	/* FSMC Controller */

/*
 * U8500 GPIO register base for 9 banks
 */
#define U8500_GPIO_0_BASE			0x8012E000
#define U8500_GPIO_1_BASE			0x8012E080
#define U8500_GPIO_2_BASE			0x8000E000
#define U8500_GPIO_3_BASE			0x8000E080
#define U8500_GPIO_4_BASE			0x8000E100
#define U8500_GPIO_5_BASE			0x8000E180
#define U8500_GPIO_6_BASE			0x8011E000
#define U8500_GPIO_7_BASE			0x8011E080
#define U8500_GPIO_8_BASE			0xA03FE000

#endif	/* __U8500_H */