summaryrefslogtreecommitdiff
path: root/board/intercontrol/digsy_mtc/is45s16800a2.h
diff options
context:
space:
mode:
authorAnatolij Gustschin <agust@denx.de>2011-07-16 10:26:50 +0000
committerWolfgang Denk <wd@denx.de>2011-07-27 23:27:07 +0200
commit348de314be28e942c914a9815acc3e0746124137 (patch)
tree60326beedf3248e35cb65ffee5613024febde186 /board/intercontrol/digsy_mtc/is45s16800a2.h
parentceb3970e9135283b0f0c936aa3b3fff1e644a429 (diff)
digsy_mtc: move board into vendor dir and add vendor logo
Signed-off-by: Anatolij Gustschin <agust@denx.de>
Diffstat (limited to 'board/intercontrol/digsy_mtc/is45s16800a2.h')
-rw-r--r--board/intercontrol/digsy_mtc/is45s16800a2.h31
1 files changed, 31 insertions, 0 deletions
diff --git a/board/intercontrol/digsy_mtc/is45s16800a2.h b/board/intercontrol/digsy_mtc/is45s16800a2.h
new file mode 100644
index 0000000000..6ab5c123ea
--- /dev/null
+++ b/board/intercontrol/digsy_mtc/is45s16800a2.h
@@ -0,0 +1,31 @@
+/*
+ * (C) Copyright 2010
+ * Heiko Schocher, DENX Software Engineering, hs@denx.de.
+ *
+ * based on:
+ * (C) Copyright 2004-2009
+ * Mark Jonas, Freescale Semiconductor, mark.jonas@motorola.com.
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#define SDRAM_MODE 0x00CD0000
+#define SDRAM_CONTROL 0x50470000
+#define SDRAM_CONFIG1 0xD2322900
+#define SDRAM_CONFIG2 0x8AD70000