1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
|
/*
* Copyright (c) 2017, ARM Limited and Contributors. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
*
* Redistributions of source code must retain the above copyright notice, this
* list of conditions and the following disclaimer.
*
* Redistributions in binary form must reproduce the above copyright notice,
* this list of conditions and the following disclaimer in the documentation
* and/or other materials provided with the distribution.
*
* Neither the name of ARM nor the names of its contributors may be used
* to endorse or promote products derived from this software without specific
* prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
#ifndef __SOC_H__
#define __SOC_H__
/******************************* stimer ***************************************/
#define TIMER_LOADE_COUNT0 0x00
#define TIMER_LOADE_COUNT1 0x04
#define TIMER_CURRENT_VALUE0 0x08
#define TIMER_CURRENT_VALUE1 0x0C
#define TIMER_CONTROL_REG 0x10
#define TIMER_INTSTATUS 0x18
#define TIMER_EN 0x1
extern const unsigned char rockchip_power_domain_tree_desc[];
/**************************** read/write **************************************/
#ifndef BITS_WMSK
#define BITS_WMSK(msk, shift) ((msk) << (shift + REG_MSK_SHIFT))
#endif
/**************************** cru *********************************************/
enum plls_id {
APLL_ID = 0,
DPLL_ID,
CPLL_ID,
GPLL_ID,
REVERVE,
NPLL_ID,
MAX_PLL,
};
#define CRU_CRU_MODE 0x0080
#define CRU_CRU_MISC 0x0084
#define CRU_GLB_SRST_FST 0x009c
#define CRU_GLB_SRST_FST_VALUE 0xfdb9
#define PLL_CONS(id, i) (0x020 * (id) + ((i) * 4))
#define CRU_CLKSEL_CON(i) (0x100 + ((i) * 4))
#define CRU_CLKSEL_NUMS 53
#define CRU_CLKGATE_CON(i) (0x200 + ((i) * 4))
#define CRU_CLKGATE_NUMS 29
#define CRU_SOFTRSTS_CON(n) (0x300 + ((n) * 4))
#define CRU_SOFTRSTS_NUMS 12
#define CRU_PLL_CON_NUMS 5
/* PLLn_CON1 */
#define PLL_IS_LOCKED BIT(10)
/* PLLn_CON0 */
#define PLL_BYPASS BITS_WITH_WMASK(1, 0x1, 15)
#define PLL_NO_BYPASS BITS_WITH_WMASK(0, 0x1, 15)
/* CRU_MODE */
#define PLL_SLOW_MODE(id) ((id) == NPLL_ID) ? \
BITS_WITH_WMASK(0, 0x1, 1) : \
BITS_WITH_WMASK(0, 0x1, ((id) * 4))
#define PLL_NORM_MODE(id) ((id) == NPLL_ID) ? \
BITS_WITH_WMASK(1, 0x1, 1) : \
BITS_WITH_WMASK(1, 0x1, ((id) * 4))
#define CRU_GATEID_CONS(ID) (0x200 + (ID / 16) * 4)
#define CRU_CONS_GATEID(i) (16 * (i))
#define GATE_ID(reg, bit) ((reg * 16) + bit)
#define PLL_LOCKED_TIMEOUT 600000U
#define STIMER_CHN_BASE(n) (STIME_BASE + 0x20 * (n))
/************************** config regs ***************************************/
#define FIREWALL_CFG_FW_SYS_CON(n) (0x000 + (n) * 4)
#define FIREWALL_DDR_FW_DDR_RGN(n) (0x000 + (n) * 4)
#define FIREWALL_DDR_FW_DDR_MST(n) (0x020 + (n) * 4)
#define FIREWALL_DDR_FW_DDR_CON_REG (0x040)
#define GRF_SOC_CON(n) (0x400 + (n) * 4)
#define GRF_SOC_STATUS(n) (0x480 + (n) * 4)
#define GRF_CPU_STATUS(n) (0x520 + (n) * 4)
#define GRF_OS_REG(n) (0x5c8 + (n) * 4)
#define DDRGRF_SOC_CON(n) (0x000 + (n) * 4)
#define DDRGRF_SOC_STATUS(n) (0x100 + (n) * 4)
#define SGRF_SOC_CON(n) (0x000 + (n) * 4)
#define SGRF_DMAC_CON(n) (0x100 + (n) * 4)
#define SGRF_HDCP_KEY_CON(n) (0x280 + (n) * 4)
#define DDR_PCTL2_PWRCTL 0x30
/************************** regs func *****************************************/
#define STIMER_S BIT(23)
#define SGRF_SLV_S_ALL_NS 0x0
#define SGRF_MST_S_ALL_NS 0xffffffff
#define DMA_IRQ_BOOT_NS 0xffffffff
#define DMA_MANAGER_BOOT_NS 0x80008000
#define DMA_PERI_CH_NS_15_0 0xffffffff
#define DMA_PERI_CH_NS_19_16 0x000f000f
#define DMA_SOFTRST_REQ 0x01000100
#define DMA_SOFTRST_RLS 0x01000000
#define SELFREF_EN BIT(0)
/************************** cpu ***********************************************/
#define CPU_BOOT_ADDR_WMASK 0xffff0000
#define CPU_BOOT_ADDR_ALIGN 16
/************************** ddr secure region *********************************/
#define PLAT_MAX_DDR_CAPACITY_MB 4096
#define RG_MAP_SECURE(top, base) ((((top) - 1) << 16) | (base))
/************************** gpio2_d2 ******************************************/
#define SWPORTA_DR 0x00
#define SWPORTA_DDR 0x04
#define GPIO2_D2 BIT(26)
#define GPIO2_D2_GPIO_MODE 0x30
#define GRF_GPIO2D_IOMUX 0x34
#endif /* __SOC_H__ */
|
