summaryrefslogtreecommitdiff
path: root/bl31
AgeCommit message (Expand)Author
2014-07-19Remove coherent stack usage from the warm boot pathAchin Gupta
2014-07-19Remove coherent stack usage from the cold boot pathAchin Gupta
2014-07-11Merge pull request #162 from jcastillo-arm/jc/tf-issues/194danh-arm
2014-07-11Merge pull request #163 from sandrine-bailleux/sb/tf-issue-117-v2danh-arm
2014-07-10fvp: Reuse BL1 and BL2 memory through image overlayingSandrine Bailleux
2014-07-10Allow FP register context to be optional at build timeJuan Castillo
2014-06-27Merge pull request #151 from vikramkanigiri/vk/t133-code-readabilityAndrew Thoelke
2014-06-24Remove all checkpatch errors from codebaseJuan Castillo
2014-06-24Simplify entry point information generation code on FVPVikram Kanigiri
2014-06-23Initialise CPU contexts from entry_point_infoAndrew Thoelke
2014-06-23Merge pull request #138 from athoelke/at/cpu-contextdanh-arm
2014-06-17Remove early_exceptions from BL3-1Andrew Thoelke
2014-06-16Move CPU context pointers into cpu_dataAndrew Thoelke
2014-06-16Per-cpu data cache restructuringAndrew Thoelke
2014-06-16Merge pull request #133 from athoelke/at/crash-reporting-optdanh-arm
2014-06-16Merge pull request #131 from athoelke/at/cm_get_contextdanh-arm
2014-06-11Make the BL3-1 crash reporting optionalAndrew Thoelke
2014-06-11Provide cm_get/set_context() for current CPUAndrew Thoelke
2014-06-05Include 'platform_def.h' header file in 'crash_reporting.S'Sandrine Bailleux
2014-05-29Merge pull request #111 'soby-mathew-sm:fix_cookie_to_int_handler'v0.4-rc2Dan Handley
2014-05-29Fix compilation issue for IMF_READ_INTERRUPT_ID build flagSoby Mathew
2014-05-29Pass 'cookie' parameter to interrupt handler in BL3-1Soby Mathew
2014-05-28Pass the args to the BL3-3 entrypointVikram Kanigiri
2014-05-27Further renames of platform porting functionsDan Handley
2014-05-23Move BL porting functions into platform.hDan Handley
2014-05-23Split platform.h into separate headersDan Handley
2014-05-23Merge pull request #101 from sandrine-bailleux:sb/tf-issue-81-v2Andrew Thoelke
2014-05-23Make the memory layout more flexibleSandrine Bailleux
2014-05-23Merge pull request #105 from athoelke:sm/support_normal_irq_in_tsp-v2Andrew Thoelke
2014-05-23Merge pull request #102 from achingupta:ag/tf-issues#104-v2Andrew Thoelke
2014-05-23Merge pull request #99 from vikramkanigiri:vk/tf-issues-133_V3Andrew Thoelke
2014-05-23Non-Secure Interrupt support during Standard SMC processing in TSPSoby Mathew
2014-05-22Introduce interrupt handling framework in BL3-1Achin Gupta
2014-05-22Introduce interrupt registration framework in BL3-1Achin Gupta
2014-05-22Add context library API to change a bit in SCR_EL3Achin Gupta
2014-05-22Add support for BL3-1 as a reset vectorVikram Kanigiri
2014-05-22Rework memory information passing to BL3-x imagesVikram Kanigiri
2014-05-22Populate BL31 input parameters as per new specVikram Kanigiri
2014-05-22Rework handover interface between BL stagesVikram Kanigiri
2014-05-22Merge pull request #83 from athoelke/at/tf-issues-126Andrew Thoelke
2014-05-19Merge pull request #78 from jeenuv:tf-issues-148Andrew Thoelke
2014-05-16Add build configuration for timer save/restoreJeenu Viswambharan
2014-05-16Set SCR_EL3.RW correctly before exiting bl31_mainAndrew Thoelke
2014-05-16Rework BL3-1 unhandled exception handling and reportingSoby Mathew
2014-05-08Merge pull request #63 from soby-mathew/sm/save_callee_saved_registers_in_cpu...danh-arm
2014-05-08Merge pull request #62 from athoelke/set-little-endian-v2danh-arm
2014-05-08Preserve x19-x29 across world switch for exception handlingSoby Mathew
2014-05-07Access system registers directly in assemblerAndrew Thoelke
2014-05-07Correct usage of data and instruction barriersAndrew Thoelke
2014-05-07Set processor endianness immediately after RESETAndrew Thoelke
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-17 06:48:59 +0000