index
:
ampere-computing/llvm.git
release_60-f1b37feef3d-amp-20180630
release_70-e8af9b4c407-amp-20181130
LLVM including Ampere Computing toolchain specific patches
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
test
/
CodeGen
/
Thumb2
/
float-ops.ll
Age
Commit message (
Expand
)
Author
2016-12-15
[Thumb] Teach ISel how to lower compares of AND bitmasks efficiently
Sjoerd Meijer
2016-11-03
Revert "[Thumb] Teach ISel how to lower compares of AND bitmasks efficiently"
James Molloy
2016-11-03
[Thumb] Teach ISel how to lower compares of AND bitmasks efficiently
James Molloy
2016-09-14
Revert "[Thumb] Teach ISel how to lower compares of AND bitmasks efficiently"
James Molloy
2016-09-13
[Thumb] Teach ISel how to lower compares of AND bitmasks efficiently
James Molloy
2016-09-12
Revert r281215, it caused PR30358.
Nico Weber
2016-09-12
[Thumb] Teach ISel how to lower compares of AND bitmasks efficiently
James Molloy
2016-09-07
Revert "CodeGen: ensure that libcalls are always AAPCS CC"
Saleem Abdulrasool
2016-09-06
CodeGen: ensure that libcalls are always AAPCS CC
Saleem Abdulrasool
2015-06-24
ARMLoadStoreOptimizer: Fix errata 602117 handling and make testcase actually ...
Matthias Braun
2015-06-03
ARM: Thumb2 LDRD/STRD supports independent input/output regs
Matthias Braun
2015-06-02
Revert "ARM: Thumb2 LDRD/STRD supports independent input/output regs"
Renato Golin
2015-06-01
ARM: Thumb2 LDRD/STRD supports independent input/output regs
Matthias Braun
2015-05-05
Thumb2SizeReduction: Check the correct set of registers for LDMIA.
Peter Collingbourne
2015-02-27
[opaque pointer type] Add textual IR support for explicit type parameter to l...
David Blaikie
2014-10-01
[ARM] Add support for Cortex-M7, FPv5-SP and FPv5-DP (LLVM)
Oliver Stannard
2014-08-21
[ARM] Enable DP copy, load and store instructions for FPv4-SP
Oliver Stannard