index
:
ampere-computing/llvm.git
release_60-f1b37feef3d-amp-20180630
release_70-e8af9b4c407-amp-20181130
LLVM including Ampere Computing toolchain specific patches
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
test
/
CodeGen
/
Hexagon
Age
Commit message (
Expand
)
Author
2018-01-02
[Hexagon] Fix generation of vector sign extensions
Krzysztof Parzyszek
2017-12-20
[Hexagon] Allow construction of HVX vector predicates
Krzysztof Parzyszek
2017-12-20
[Hexagon] Adjust the value type for BCvt in LowerFormalArguments
Krzysztof Parzyszek
2017-12-18
[Hexagon] Cache loads to select to avoid traversing mutating DAG
Krzysztof Parzyszek
2017-12-18
[Hexagon] Generate HVX code for vector sign-, zero- and any-extends
Krzysztof Parzyszek
2017-12-15
[Hexagon] Handle concat_vectors of all allowed HVX types
Krzysztof Parzyszek
2017-12-15
[Hexagon] Fix operand-swapping PatFrag for atomic stores
Krzysztof Parzyszek
2017-12-14
[Hexagon] Generate HVX code for comparisons and selects
Krzysztof Parzyszek
2017-12-12
[Hexagon] Relax some checks in testcases, NFC
Krzysztof Parzyszek
2017-12-12
[Hexagon] Better detection of identity and undef masks in shuffles
Krzysztof Parzyszek
2017-12-12
[Hexagon] Fix wrong order of operands for vmux
Krzysztof Parzyszek
2017-12-12
[MachineOperand][MIR] Add isRenamable to MachineOperand.
Geoff Berry
2017-12-11
[Hexagon] Add support for Hexagon V65
Krzysztof Parzyszek
2017-12-11
[Hexagon] Crash in instruction selection for insert_vector_elt for HVX
Krzysztof Parzyszek
2017-12-07
[Hexagon] Generate HVX code for basic arithmetic operations
Krzysztof Parzyszek
2017-12-07
[CodeGen] Use MachineOperand::print in the MIRPrinter for MO_Register.
Francis Visoiu Mistrih
2017-12-06
[Hexagon] Recognize vdealb, vdealh, vshuffb and vshuffh specifically
Krzysztof Parzyszek
2017-12-06
[Hexagon] Handle perfect shuffles on single vectors
Krzysztof Parzyszek
2017-12-06
[Hexagon] Generate HVX code for vector construction and access
Krzysztof Parzyszek
2017-12-04
[CodeGen] Unify MBB reference format in both MIR and debug output
Francis Visoiu Mistrih
2017-11-30
[Hexagon] Fix wrong check in test/CodeGen/Hexagon/newvaluejump-solo.mir
Krzysztof Parzyszek
2017-11-30
[Hexagon] Fix wrong pass in testcase
Krzysztof Parzyszek
2017-11-30
[Hexagon] Solo instructions cannot be used with new value jumps
Krzysztof Parzyszek
2017-11-30
[CodeGen] Always use `printReg` to print registers in both MIR and debug
Francis Visoiu Mistrih
2017-11-30
[CodeGen] Print "%vreg0" as "%0" in both MIR and debug output
Francis Visoiu Mistrih
2017-11-29
[Hexagon] Remove HexagonISD::PACKHL
Krzysztof Parzyszek
2017-11-28
[Hexagon] Make sure to zero-extend bytes before building a vector
Krzysztof Parzyszek
2017-11-22
[Hexagon] Implement buildVector32 and buildVector64 as utility functions
Krzysztof Parzyszek
2017-11-22
[Hexagon] Add patterns to select A2_combine_ll and its variants
Krzysztof Parzyszek
2017-11-22
[Hexagon] Remove trailing spaces, NFC
Krzysztof Parzyszek
2017-11-21
[Hexagon] Make sure that RDF does not remove EH_LABELs
Krzysztof Parzyszek
2017-11-02
[Hexagon] Prefer L2_loadrub_io over L4_loadrub_rr
Krzysztof Parzyszek
2017-10-27
[Hexagon] Adjust patterns to reflect instruction selection preferences
Krzysztof Parzyszek
2017-10-27
[Hexagon] Fix an incorrect assertion in HexagonConstExtenders.cpp
Krzysztof Parzyszek
2017-10-25
[Hexagon] Account for negative offset when limiting max deviation
Krzysztof Parzyszek
2017-10-24
MIR: Print the register class or bank in vreg defs
Justin Bogner
2017-10-23
[Hexagon] Return the correct chain edge for i1 function calls
Krzysztof Parzyszek
2017-10-23
[Hexagon] Add extra pattern for S4_addaddi
Krzysztof Parzyszek
2017-10-20
[Packetizer] Add function to check for aliasing between instructions
Krzysztof Parzyszek
2017-10-20
[Hexagon] Report error instead of crashing on wrong inline-asm constraints
Krzysztof Parzyszek
2017-10-20
[Hexagon] Reorganize and update instruction patterns
Krzysztof Parzyszek
2017-10-20
[Hexagon] Allow redefinition with immediates for hw loop conversion
Krzysztof Parzyszek
2017-10-19
[Hexagon] Fix store conversion from rr to io in optimize addressing modes
Krzysztof Parzyszek
2017-10-18
[Hexagon] New HVX target features.
Sumanth Gundapaneni
2017-10-13
[Hexagon] Minimize number of repeated constant extenders
Krzysztof Parzyszek
2017-10-13
[Hexagon] Add patterns for cmpb/cmph with immediate arguments
Krzysztof Parzyszek
2017-10-11
[Hexagon] Make sure that new-value jump is packetized with producer
Krzysztof Parzyszek
2017-10-11
[Pipeliner] Improve serialization order for post-increments
Krzysztof Parzyszek
2017-10-02
[Hexagon] Check vector elements for equivalence in the HexagonVectorLoopCarri...
Ron Lieberman
2017-10-02
[Hexagon] Patch to Extract i1 element from vector of i1
Ron Lieberman
[next]