index
:
ampere-computing/llvm.git
release_60-f1b37feef3d-amp-20180630
release_70-e8af9b4c407-amp-20181130
LLVM including Ampere Computing toolchain specific patches
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
test
/
CodeGen
/
AMDGPU
/
llvm.dbg.value.ll
Age
Commit message (
Expand
)
Author
2017-12-07
[CodeGen] Use MachineOperand::print in the MIRPrinter for MO_Register.
Francis Visoiu Mistrih
2017-12-05
AMDGPU: Fix infinite loop with dbg_value
Matt Arsenault
2017-11-28
[CodeGen] Print register names in lowercase in both MIR and debug output
Francis Visoiu Mistrih
2017-04-07
[AMDGPU] Move SiShrinkInstruction and SDWAPeephole to SSAOptimization passes
Sam Kolton
2017-04-06
[AMDGPU] Resubmit SDWA peephole: enable by default
Sam Kolton
2017-04-05
Revert r299536. [AMDGPU] SDWA peephole: enable by default.
Ivan Krasin
2017-04-05
[AMDGPU] SDWA peephole: enable by default
Sam Kolton
2017-03-21
AMDGPU: Mark all unspecified CC functions in tests as amdgpu_kernel
Matt Arsenault
2016-11-29
AMDGPU: Disallow exec as SMEM instruction operand
Matt Arsenault
2016-07-11
AMDGPU: Remove superfluous string attributes from tests
Matt Arsenault
2016-04-15
[PR27284] Reverse the ownership between DICompileUnit and DISubprogram.
Adrian Prantl
2016-04-01
testcase gardening: update the emissionKind enum to the new syntax. (NFC)
Adrian Prantl
2015-12-22
AMDGPU/SI: Use flat for global load/store when targeting HSA
Changpeng Fang
2015-12-22
Revert "AMDGPU/SI: Use flat for global load/store when targeting HSA"
Rafael Espindola
2015-12-22
AMDGPU/SI: Use flat for global load/store when targeting HSA
Changpeng Fang
2015-11-30
AMDGPU: Rework how private buffer passed for HSA
Matt Arsenault
2015-11-17
Use TargetRegisterInfo for printing MachineOperand register comments
Dan Gohman
2015-11-05
DI: Reverse direction of subprogram -> function edge.
Peter Collingbourne
2015-08-28
DI: Require subprogram definitions to be distinct
Duncan P. N. Exon Smith
2015-08-12
AMDGPU: Fix assert on dbg_value instructions
Matt Arsenault