summaryrefslogtreecommitdiff
path: root/lib/Target/SystemZ/SystemZScheduleZ13.td
AgeCommit message (Expand)Author
2017-07-11[SystemZ] Minor fixing in SystemZScheduleZ13.tdJonas Paulsson
2017-07-05[SystemZ] Simplify handling of 128-bit multiply/divide instructionUlrich Weigand
2017-07-05[SystemZ] Small cleanups to SystemZScheduleZ13.tdUlrich Weigand
2017-06-30[SystemZ] Add all remaining instructionsUlrich Weigand
2017-06-30[SystemZ] Add missing high-word facility instructionsUlrich Weigand
2017-05-30[SystemZ] Add decimal floating-point instructionsUlrich Weigand
2017-05-30[SystemZ] Add hexadecimal floating-point instructionsUlrich Weigand
2017-05-10[SystemZ] Add miscellaneous instructionsUlrich Weigand
2017-05-10[SystemZ] Add missing arithmetic instructionsUlrich Weigand
2017-05-10[SystemZ] Add decimal integer instructionsUlrich Weigand
2017-05-10[SystemZ] Add crypto instructionsUlrich Weigand
2017-05-10[SystemZ] Add translate/convert instructionsUlrich Weigand
2017-05-10[SystemZ] Add missing memory/string instructionsUlrich Weigand
2017-01-23[SystemZ] Mark vector immediate load instructions with useful flags.Jonas Paulsson
2016-12-02[SystemZ] Support remaining atomic instructionsUlrich Weigand
2016-12-02[SystemZ] Support floating-point control register instructionsUlrich Weigand
2016-11-28[SystemZ] Support execution hint instructionsUlrich Weigand
2016-11-28[SystemZ] Support load-and-trap instructionsUlrich Weigand
2016-11-28[SystemZ] Add remaining branch instructionsUlrich Weigand
2016-11-28[SystemZ] Improve use of conditional instructionsUlrich Weigand
2016-11-11[SystemZ] Support CL(G)T instructionsUlrich Weigand
2016-11-11[SystemZ] Support load-and-zero-rightmost-byte facilityUlrich Weigand
2016-11-11[SystemZ] Use LLGT(R) instructionsUlrich Weigand
2016-11-09[SystemZ] A few fixes in scheduler files.Jonas Paulsson
2016-11-08[SystemZ] Add missing FP extension instructionsUlrich Weigand
2016-11-08[SystemZ] Add program mask and addressing mode instructionsUlrich Weigand
2016-11-08[SystemZ] Model access registers as LLVM registersUlrich Weigand
2016-11-08[SystemZ] Refactor branch and conditional instruction patternsUlrich Weigand
2016-11-07[SystemZ] Correct the SchedModel regarding vector unit / instructions.Jonas Paulsson
2016-11-07[SystemZ] Fixes in SchedModels for older subtargets.Jonas Paulsson
2016-10-31[SystemZ] Rework processor feature definitions and add -mcpu=archX supportUlrich Weigand
2016-10-31[SystemZ] Model 2 VBU units (not 1) in SystemZScheduleZ13.td.Jonas Paulsson
2016-10-20[SystemZ] Post-RA scheduler implementationJonas Paulsson