summaryrefslogtreecommitdiff
path: root/lib/Target/SystemZ/SystemZInstrFormats.td
AgeCommit message (Expand)Author
2017-12-05[SystemZ] set 'guessInstructionProperties = 0' and set flags as needed.Jonas Paulsson
2017-07-17[SystemZ] Add support for IBM z14 processor (3/3)Ulrich Weigand
2017-07-17[SystemZ] Add support for IBM z14 processor (1/3)Ulrich Weigand
2017-06-30[SystemZ] Add all remaining instructionsUlrich Weigand
2017-05-30[SystemZ] Add decimal floating-point instructionsUlrich Weigand
2017-05-30[SystemZ] Add hexadecimal floating-point instructionsUlrich Weigand
2017-05-10[SystemZ] Add miscellaneous instructionsUlrich Weigand
2017-05-10[SystemZ] Add missing arithmetic instructionsUlrich Weigand
2017-05-10[SystemZ] Add decimal integer instructionsUlrich Weigand
2017-05-10[SystemZ] Add crypto instructionsUlrich Weigand
2017-05-10[SystemZ] Add translate/convert instructionsUlrich Weigand
2017-05-10[SystemZ] Add missing memory/string instructionsUlrich Weigand
2016-12-02[SystemZ] Support remaining atomic instructionsUlrich Weigand
2016-12-02[SystemZ] Support floating-point control register instructionsUlrich Weigand
2016-12-02[SystemZ] Refactor hasSideEffects settingUlrich Weigand
2016-11-28[SystemZ] Support execution hint instructionsUlrich Weigand
2016-11-28[SystemZ] Add remaining branch instructionsUlrich Weigand
2016-11-28[SystemZ] Improve use of conditional instructionsUlrich Weigand
2016-11-11[SystemZ] Support CL(G)T instructionsUlrich Weigand
2016-11-08[SystemZ] Add program mask and addressing mode instructionsUlrich Weigand
2016-11-08[SystemZ] Always use semantic instruction classesUlrich Weigand
2016-11-08[SystemZ] Refactor InstRR* instruction format patternsUlrich Weigand
2016-11-08[SystemZ] Rename some Inst* instruction format classesUlrich Weigand
2016-11-08[SystemZ] Refactor branch and conditional instruction patternsUlrich Weigand
2016-10-31[SystemZ] Fix encoding of MVCK and .insn ssUlrich Weigand
2016-10-25[SystemZ] Do not use LOC(G) for volatile loadsUlrich Weigand
2016-10-20[SystemZ] Post-RA scheduler implementationJonas Paulsson
2016-10-19[SystemZ] Add missing vector instructions for the assemblerUlrich Weigand
2016-10-19[SystemZ] Add optional argument to some vector string instructionsUlrich Weigand
2016-08-08[SystemZ] Add support for the .insn directiveZhan Jun Liau
2016-08-05[SystemZ] Add missing classes and instructionsZhan Jun Liau
2016-07-11[SystemZ] Recognize Load On Condition Immediate (LOCHI/LOGHI) opportunitiesZhan Jun Liau
2016-07-08[SystemZ] Add support for missing instructionsZhan Jun Liau
2016-06-29[SystemZ] Add floating-point test data class instructions.Marcin Koscielnicki
2016-06-10[SystemZ] Support Compare and TrapsZhan Jun Liau
2016-05-18[SystemZ] Fix register ordering for BinaryRRF instructionsBryan Chan
2016-04-11[SystemZ] Add SVC instructionUlrich Weigand
2016-04-04[SystemZ] Add compare-and-branch instructions to MCUlrich Weigand
2015-10-29[SystemZ] Make the CCRegs regclass non-allocatable.Jonas Paulsson
2015-05-05[SystemZ] Add CodeGen support for scalar f64 ops in vector registersUlrich Weigand
2015-05-05[SystemZ] Add CodeGen support for v4f32Ulrich Weigand
2015-05-05[SystemZ] Add CodeGen support for integer vector typesUlrich Weigand
2015-05-05[SystemZ] Add z13 vector facility and MC supportUlrich Weigand
2015-04-01[SystemZ] Support transactional execution on zEC12Ulrich Weigand
2014-07-10[SystemZ] Tweak instruction format classificationsRichard Sandiford
2014-07-10[SystemZ] Avoid using i8 constants for immediate fieldsRichard Sandiford
2014-05-20Clean up language and grammar.Eric Christopher
2013-12-24[SystemZ] Add MC support for interlocked-access 1 instructionsRichard Sandiford
2013-11-22[SystemZ] Fix TMHH and TMHL usage for z10 with -O0Richard Sandiford
2013-10-01[SystemZ] Add comparisons of high words and memoryRichard Sandiford
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-29 11:15:05 +0000