summaryrefslogtreecommitdiff
path: root/lib/Target/NVPTX
AgeCommit message (Expand)Author
2017-12-28Avoid int to string conversion in Twine or raw_ostream contexts.Benjamin Kramer
2017-12-22(Re-landing) Expose a TargetMachine::getTargetTransformInfo functionSanjoy Das
2017-12-21Revert "Expose a TargetMachine::getTargetTransformInfo function"Sanjoy Das
2017-12-21Expose a TargetMachine::getTargetTransformInfo functionSanjoy Das
2017-12-18[Memcpy Loop Lowering] Remove the fixed int8 lowering.Sean Fertile
2017-12-15MachineFunction: Return reference from getFunction(); NFCMatthias Braun
2017-12-14TLI: Allow using PSV for intrinsic mem operandsMatt Arsenault
2017-12-14DAG: Expose all MMO flags in getTgtMemIntrinsicMatt Arsenault
2017-12-07[CodeGen] Use MachineOperand::print in the MIRPrinter for MO_Register.Francis Visoiu Mistrih
2017-12-06[NVPTX,CUDA] Added llvm.nvvm.fns intrinsic and matching __nvvm_fns builtin in...Artem Belevich
2017-12-04[NVPTX] Assign valid global namesJonas Hahnfeld
2017-11-30[CodeGen] Print "%vreg0" as "%0" in both MIR and debug outputFrancis Visoiu Mistrih
2017-11-17Fix a bunch more layering of CodeGen headers that are in TargetDavid Blaikie
2017-11-15Add backend name to Target to enable runtime info to be fed back into TableGenDaniel Sanders
2017-11-14Fix unused variable warning.Richard Smith
2017-11-14Mark intrinsics operating on the whole warp as IntrInaccessibleMemOnlyArtem Belevich
2017-11-08Target/TargetInstrInfo.h -> CodeGen/TargetInstrInfo.h to match layeringDavid Blaikie
2017-11-07[NVPTX] Implement __nvvm_atom_add_gen_d builtin.Justin Lebar
2017-11-03Move TargetFrameLowering.h to CodeGen where it's implementedDavid Blaikie
2017-10-24[NVPTX] allow address space inference for volatile loads/stores.Artem Belevich
2017-10-12Revert "TargetMachine: Merge TargetMachine and LLVMTargetMachine"Matthias Braun
2017-10-12TargetMachine: Merge TargetMachine and LLVMTargetMachineMatthias Braun
2017-10-12[NVPTX] Implemented wmma intrinsics and instructions.Artem Belevich
2017-10-02Remove dead file.Michael Liao
2017-09-26[NVPTX] added match.{any,all}.sync instructions, intrinsics & builtins.Artem Belevich
2017-09-25Revert "[NVPTX] added match.{any,all}.sync instructions, intrinsics & builtin...Justin Lebar
2017-09-25[NVPTX] added match.{any,all}.sync instructions, intrinsics & builtins.Artem Belevich
2017-09-21[NVPTX] Implemented bar.warp.sync, barrier.sync, and vote{.sync} instructions...Artem Belevich
2017-09-20[NVPTX] Implemented shfl.sync instruction and supporting intrinsics/builtins.Artem Belevich
2017-09-07[CUDA] Added rudimentary support for CUDA-9 and sm_70.Artem Belevich
2017-08-20[NVPTX] Reduce copypasta.Benjamin Kramer
2017-08-03Delete Default and JITDefault code modelsRafael Espindola
2017-07-26Change CallLoweringInfo::CS to be an ImmutableCallSite instead of a pointer. ...Peter Collingbourne
2017-07-21[SystemZ, LoopStrengthReduce]Jonas Paulsson
2017-07-20[NVPTX] Add lowering of i128 params.Artem Belevich
2017-07-20Changed EOL back to LF. NFC.Artem Belevich
2017-07-12Remove unneeded use of #undef DEBUG_TYPE. NFCSam Clegg
2017-07-07Extend memcpy expansion in Transform/Utils to handle wider operand types.Sean Fertile
2017-07-06Reverting r307326 because it breaks clang tests.Michael Kuperstein
2017-07-06[NVPTX] Add lowering of i128 params.Michael Kuperstein
2017-07-04fix trivial typos in comments; NFCHiroshi Inoue
2017-06-28[LoopUnroll] Pass SCEV to getUnrollingPreferences hook. NFCI.Geoff Berry
2017-06-06Sort the remaining #include lines in include/... and lib/....Chandler Carruth
2017-05-31TargetMachine: Indicate whether machine verifier passes.Matthias Braun
2017-05-30TargetPassConfig: Keep a reference to an LLVMTargetMachine; NFCMatthias Braun
2017-05-15[NVPTX] Don't flag StoreParam/LoadParam memory chain operands as ReadMem/Writ...Simon Pilgrim
2017-05-15[NVPTX] Don't rely on default arguments to SelectionDAG::getMemIntrinsicNode....Simon Pilgrim
2017-05-12[NVPTX] Don't flag StoreRetVal memory chain operands as ReadMem (PR32146)Simon Pilgrim
2017-05-09Add extra operand to CALLSEQ_START to keep frame part set up previouslySerge Pavlov
2017-05-06[NVPTX] Add support for ISD::ABS loweringSimon Pilgrim