summaryrefslogtreecommitdiff
path: root/gcc/testsuite/gcc.dg/zero_bits_compound-1.c
blob: e71594911b2a4685b8e81575b200dc0772b271bb (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
/* Test whether an AND mask or'ed with the know zero bits that equals a mode
   mask is a candidate for zero extendion.  */

/* Note: This test requires that char, int and long have different sizes and the
   target has a way to do 32 -> 64 bit zero extension other than AND.  */

/* { dg-do compile { target i?86-*-* x86_64-*-* s390*-*-* } } */
/* { dg-require-effective-target lp64 } */
/* { dg-options "-O3 -dP" } */

unsigned long foo (unsigned char c)
{
  unsigned long l;
  unsigned int i;

  i = ((unsigned int)c) << 8;
  i |= ((unsigned int)c) << 20;
  asm volatile ("":::);
  i = i & 0x0ff0ff00;
  asm volatile ("":::);
  l = (unsigned long)i;

  return l;
}

unsigned long bar (unsigned char c)
{
  unsigned long l;
  unsigned int i;

  i = ((unsigned int)c) << 8;
  i |= ((unsigned int)c) << 20;
  asm volatile ("":::);
  i = i & 0x0ffffff0;
  asm volatile ("":::);
  l = (unsigned long)i;

  return l;
}

/* Check that no pattern containing an AND expression was used.  */
/* { dg-final { scan-assembler-not "\\(and:" } } */