blob: 962054d34d953b63c9736134b9ad147791a491d3 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
|
/* Test division by const int generates only one shift. */
/* { dg-do run } */
/* { dg-options "-O2 -fdump-rtl-combine-all" } */
/* { dg-options "-O2 -fdump-rtl-combine-all -mtune=cortex-a53" { target aarch64*-*-* } } */
/* { dg-require-effective-target int32plus } */
extern void abort (void);
#define NOINLINE __attribute__((noinline))
static NOINLINE int
f1 (unsigned int n)
{
return n % 0x33;
}
static NOINLINE int
f2 (unsigned int n)
{
return n % 0x12;
}
int
main ()
{
int a = 0xaaaaaaaa;
int b = 0x55555555;
int c;
c = f1 (a);
if (c != 0x11)
abort ();
c = f1 (b);
if (c != 0x22)
abort ();
c = f2 (a);
if (c != 0xE)
abort ();
c = f2 (b);
if (c != 0x7)
abort ();
return 0;
}
/* Following replacement pattern of intger division by constant, GCC is expected
to generate UMULL and (x)SHIFTRT. This test checks that considering division
by const 0x33, gcc generates a single LSHIFTRT by 37, instead of
two - LSHIFTRT by 32 and LSHIFTRT by 5. */
/* { dg-final { scan-rtl-dump "\\(set \\(subreg:DI \\(reg:SI" "combine" { target aarch64*-*-* } } } */
/* { dg-final { scan-rtl-dump "\\(lshiftrt:DI \\(reg:DI" "combine" { target aarch64*-*-* } } } */
/* { dg-final { scan-rtl-dump "\\(const_int 37 " "combine" { target aarch64*-*-* } } } */
/* Similarly, considering division by const 0x12, gcc generates a
single LSHIFTRT by 34, instead of two - LSHIFTRT by 32 and LSHIFTRT by 2. */
/* { dg-final { scan-rtl-dump "\\(const_int 34 " "combine" { target aarch64*-*-* } } } */
|
