summaryrefslogtreecommitdiff
path: root/gas
AgeCommit message (Expand)Author
2017-11-23Fix build error with --enable-targets=all.Jim Wilson
2017-11-23Add Disp8MemShift for AVX512 VAES instructions.Igor Tsimbalist
2017-11-23x86: fix AVX-512 16-bit addressingJan Beulich
2017-11-23x86-64: always use unsigned 32-bit reloc for 32-bit addressing w/o base regJan Beulich
2017-11-23x86: drop redundant VSIB handling codeJan Beulich
2017-11-23x86: correct UDnJan Beulich
2017-11-23x86/Intel: don't report multiple errors for a single insn operandJan Beulich
2017-11-22Riscv ld-elf/stab failure and fake label cleanup.Jim Wilson
2017-11-22Update docs on filling text with nops.Jim Wilson
2017-11-22[GAS/ARM] Clarify relation between reg_expected_msgs and arm_reg_typeThomas Preud'homme
2017-11-22[ARC] Fix handling of ARCv2 H-register class.claziss
2017-11-21x86: Add tests for -n option of x86 assemblerH.J. Lu
2017-11-21[ARC] Improve printing of pc-relative instructions.claziss
2017-11-21xtensa error messageAlan Modra
2017-11-21mingw gas testsuite fixAlan Modra
2017-11-16Add new AArch64 FP16 FM{A|S} instructions.Tamar Christina
2017-11-16Correct AArch64 crypto dependencies.Tamar Christina
2017-11-16Update documentation for Arvm8.4-A changes to AArch64.Tamar Christina
2017-11-16Add assembler and disassembler support for the new Armv8.4-a instructions for...Tamar Christina
2017-11-16x86: ignore high register select bit(s) in 32- and 16-bit modesJan Beulich
2017-11-16ix86/Intel: don't require memory operand size specifier for PTWRITEJan Beulich
2017-11-16i386: Replace .code64/.code32 with .byteH.J. Lu
2017-11-15Separate the new FP16 instructions backported from Armv8.4-a to Armv8.2-a int...Tamar Christina
2017-11-15Add support to readelf and objdump for following links to separate debug info...Nick Clifton
2017-11-15x86: use correct register namesJan Beulich
2017-11-15x86: drop VEXI4_Fixup()Jan Beulich
2017-11-15x86-64: don't allow use of %axl as accumulatorJan Beulich
2017-11-14First part of fix for riscv gas lns-common-1 failure.Jim Wilson
2017-11-14x86: add disassembler support for XOP VPCOM* pseudo-opsJan Beulich
2017-11-14x86: add support for AVX-512 VPCMP*{B,W} pseudo-opsJan Beulich
2017-11-14x86: string insns don't allow displacementsJan Beulich
2017-11-13gas/arm64: don't emit stack pointer symbol table entriesJan Beulich
2017-11-13gas/ia64: fix testsuite failuresJan Beulich
2017-11-13x86: don't default variable shift count insns to 8-bit operand sizeJan Beulich
2017-11-13x86/Intel: don't mistake riz/eiz as base registerJan Beulich
2017-11-13x86-64/Intel: issue diagnostic for out of range displacementJan Beulich
2017-11-09Fix riscv dwarf2-10 gas testsuite failure.Jim Wilson
2017-11-09Enable the Dot Product extension by default for Armv8.4-a.Tamar Christina
2017-11-09Add assembler and disassembler support for the new Armv8.4-a registers for AA...Tamar Christina
2017-11-09Adds the new Fields and Operand types for the new instructions in Armv8.4-a.Tamar Christina
2017-11-09Split the ARM Crypto ISA extensions for AES and SHA1+2 into their own options...Tamar Christina
2017-11-08Fix typo in changelogNick Clifton
2017-11-08Split the AArch64 Crypto instructions for AES and SHA1+2 into their own optio...Nick Clifton
2017-11-08Adds command line support for Armv8.4-A, via the new command line option -mar...Jiong Wang
2017-11-08xtensa message pluralizationAlan Modra
2017-11-07RISC-V: Fix riscv g++ testsuite EH failures.Jim Wilson
2017-11-07RISC-V: Add satp as an alias for sptbrPalmer Dabbelt
2017-11-07This patch similarly to the AArch64 one enables Dot Product support by defaul...Tamar Christina
2017-11-07bundle_lock message tidyAlan Modra
2017-11-07readelf ngettext fixesAlan Modra
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-03 22:00:46 +0000