index
:
ampere-computing/binutils-gdb.git
binutils-2_30-amp-branch
binutils-2_31_1-amp-branch
binutils-2_32-amp-branch
binutils-2_34-amp-branch
gdb-8.1-amp-branch
gdb-8.2.1-amp-branch
gdb-9.1-amp-branch
Binutils/GDB including Ampere Computing toolchain specific patches
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
gas
/
testsuite
Age
Commit message (
Expand
)
Author
2018-01-04
RISC-V: Add 2 missing privileged registers.
Jim Wilson
2018-01-03
Update year range in copyright notice of binutils files
Alan Modra
2017-12-28
RISC-V: Add missing privileged spec registers.
Jim Wilson
2017-12-20
RISC-V: Add compressed instruction hints, and a few misc cleanups.
Jim Wilson
2017-12-19
Correct disassembly of dot product instructions.
Tamar Christina
2017-12-19
Add support for V_4B so we can properly reject it.
Tamar Christina
2017-12-18
x86: fold RegXMM/RegYMM/RegZMM into RegSIMD
Jan Beulich
2017-12-17
x86: Check pseudo prefix without instruction
H.J. Lu
2017-12-14
Update the address of the FSF in the copyright notice of files which were usi...
Nick Clifton
2017-12-13
Add missing RISC-V fsrmi and fsflagsi instructions.
Jim Wilson
2017-12-13
This patch enables disassembler_needs_relocs for PRU. It is needed to print c...
Dimitar Dimitrov
2017-12-04
Run powerpc vle gas tests for all powerpc ELF targets
Alan Modra
2017-11-30
x86/Intel: issue diagnostics for redundant segment override prefixes
Jan Beulich
2017-11-30
Revert "x86: Update segment register check in Intel syntax"
Jan Beulich
2017-11-29
Fix riscv malloc error on small alignment after norvc.
Jim Wilson
2017-11-29
[GAS][AARCH64]Fix a typo for IP1 register alias.
Renlin Li
2017-11-27
Compress loads/stores with implicit 0 offset.
Jim Wilson
2017-11-27
gas: xtensa: implement trampoline coalescing
Max Filippov
2017-11-27
gas: xtensa: reuse trampoline placement code
Max Filippov
2017-11-27
gas: xtensa: rewrite xg_relax_trampoline
Max Filippov
2017-11-26
gas: Update x86 sse-noavx tests
H.J. Lu
2017-11-24
x86: reject further invalid AVX-512 masking constructs
Jan Beulich
2017-11-24
x86: don't omit disambiguating suffixes from "fi*"
Jan Beulich
2017-11-23
Fix vax/ns32k/mmix gas testsuite regression.
Jim Wilson
2017-11-23
Add Disp8MemShift for AVX512 VAES instructions.
Igor Tsimbalist
2017-11-23
x86: fix AVX-512 16-bit addressing
Jan Beulich
2017-11-23
x86-64: always use unsigned 32-bit reloc for 32-bit addressing w/o base reg
Jan Beulich
2017-11-23
x86: correct UDn
Jan Beulich
2017-11-23
x86/Intel: don't report multiple errors for a single insn operand
Jan Beulich
2017-11-22
Riscv ld-elf/stab failure and fake label cleanup.
Jim Wilson
2017-11-22
[ARC] Fix handling of ARCv2 H-register class.
claziss
2017-11-21
x86: Add tests for -n option of x86 assembler
H.J. Lu
2017-11-21
[ARC] Improve printing of pc-relative instructions.
claziss
2017-11-21
mingw gas testsuite fix
Alan Modra
2017-11-16
Add new AArch64 FP16 FM{A|S} instructions.
Tamar Christina
2017-11-16
Add assembler and disassembler support for the new Armv8.4-a instructions for...
Tamar Christina
2017-11-16
x86: ignore high register select bit(s) in 32- and 16-bit modes
Jan Beulich
2017-11-16
ix86/Intel: don't require memory operand size specifier for PTWRITE
Jan Beulich
2017-11-16
i386: Replace .code64/.code32 with .byte
H.J. Lu
2017-11-15
Separate the new FP16 instructions backported from Armv8.4-a to Armv8.2-a int...
Tamar Christina
2017-11-15
Add support to readelf and objdump for following links to separate debug info...
Nick Clifton
2017-11-15
x86: use correct register names
Jan Beulich
2017-11-15
x86: drop VEXI4_Fixup()
Jan Beulich
2017-11-15
x86-64: don't allow use of %axl as accumulator
Jan Beulich
2017-11-14
First part of fix for riscv gas lns-common-1 failure.
Jim Wilson
2017-11-14
x86: add disassembler support for XOP VPCOM* pseudo-ops
Jan Beulich
2017-11-14
x86: add support for AVX-512 VPCMP*{B,W} pseudo-ops
Jan Beulich
2017-11-14
x86: string insns don't allow displacements
Jan Beulich
2017-11-13
gas/ia64: fix testsuite failures
Jan Beulich
2017-11-13
x86: don't default variable shift count insns to 8-bit operand size
Jan Beulich
[next]