summaryrefslogtreecommitdiff
path: root/configs/zynq_zc770_xm011_x16_defconfig
diff options
context:
space:
mode:
authorMichal Simek <michal.simek@xilinx.com>2018-01-08 16:52:49 +0100
committerMichal Simek <michal.simek@xilinx.com>2018-01-30 14:28:25 +0100
commit77cbd9536e6800c1ae259044298db7321b1f67aa (patch)
tree78d1aa9a8a889810e45ea351bc1900db66a767c3 /configs/zynq_zc770_xm011_x16_defconfig
parentb9b27241118ba89536a79a5b1f6f50e692370821 (diff)
arm: zynq: Add support for zc770-xm011-x16 configuration
zc770-xm011 is x8 width configuration. This FMC card has also x16 variant which requires different ps7_init configuration. This patch adds it. Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Diffstat (limited to 'configs/zynq_zc770_xm011_x16_defconfig')
-rw-r--r--configs/zynq_zc770_xm011_x16_defconfig44
1 files changed, 44 insertions, 0 deletions
diff --git a/configs/zynq_zc770_xm011_x16_defconfig b/configs/zynq_zc770_xm011_x16_defconfig
new file mode 100644
index 0000000000..d53f223be4
--- /dev/null
+++ b/configs/zynq_zc770_xm011_x16_defconfig
@@ -0,0 +1,44 @@
+CONFIG_ARM=y
+CONFIG_ARCH_ZYNQ=y
+CONFIG_SYS_TEXT_BASE=0x4000000
+CONFIG_IDENT_STRING=" Xilinx Zynq ZC770 XM011 x16"
+CONFIG_SPL_STACK_R_ADDR=0x200000
+# CONFIG_SPL_FAT_SUPPORT is not set
+CONFIG_DEFAULT_DEVICE_TREE="zynq-zc770-xm011-x16"
+CONFIG_DEBUG_UART=y
+CONFIG_FIT=y
+CONFIG_FIT_SIGNATURE=y
+CONFIG_FIT_VERBOSE=y
+# CONFIG_DISPLAY_CPUINFO is not set
+CONFIG_SPL=y
+CONFIG_SPL_STACK_R=y
+CONFIG_SPL_OS_BOOT=y
+CONFIG_HUSH_PARSER=y
+CONFIG_SYS_PROMPT="Zynq> "
+CONFIG_CMD_BOOTZ=y
+# CONFIG_CMD_FLASH is not set
+CONFIG_CMD_FPGA_LOADBP=y
+CONFIG_CMD_FPGA_LOADFS=y
+CONFIG_CMD_FPGA_LOADMK=y
+CONFIG_CMD_FPGA_LOADP=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_NAND_LOCK_UNLOCK=y
+# CONFIG_CMD_SETEXPR is not set
+# CONFIG_CMD_NET is not set
+# CONFIG_CMD_NFS is not set
+CONFIG_CMD_CACHE=y
+CONFIG_OF_EMBED=y
+CONFIG_SPL_DM_SEQ_ALIAS=y
+CONFIG_FPGA_XILINX=y
+CONFIG_DM_GPIO=y
+# CONFIG_MMC is not set
+CONFIG_DM_MMC=y
+CONFIG_NAND=y
+CONFIG_NAND_ZYNQ=y
+CONFIG_DEBUG_UART_ZYNQ=y
+CONFIG_DEBUG_UART_BASE=0xe0001000
+CONFIG_DEBUG_UART_CLOCK=50000000
+CONFIG_DEBUG_UART_ANNOUNCE=y
+CONFIG_ZYNQ_SERIAL=y
+CONFIG_REGEX=y
+CONFIG_LIB_RAND=y