summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorLukasz Majewski <lukma@denx.de>2019-04-01 16:00:05 +0200
committerChristoph Müllner <christophm30@gmail.com>2019-04-26 00:52:31 +0200
commitbfde21dd44b4e63b541510dff8025dc38da746a8 (patch)
tree5933319386cfe347915108d4cc95a5f117ff3edb
parent2775aae6a0c39a8433525fa3f0ae5cb3bd2115ec (diff)
DTS: Fix ETH PHY reset on HSC|DDC boards (imx53)
After the commit: "eth: dm: fec: Add gpio phy reset binding" SHA1: efd0b791069af93e9d439a70d1fe2ae8994dbbfa The FEC ETH driver switched to PHY GPIO reset performed with data defined in DTS. For the HSC|DDC boards the GPIO reset signal is active low and hence the wrong DTS description must be changed (otherwise the reset for ETH is not properly setup). Signed-off-by: Lukasz Majewski <lukma@denx.de>
-rw-r--r--arch/arm/dts/imx53-kp.dts2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/dts/imx53-kp.dts b/arch/arm/dts/imx53-kp.dts
index ca98fb59c6..4e1d8af957 100644
--- a/arch/arm/dts/imx53-kp.dts
+++ b/arch/arm/dts/imx53-kp.dts
@@ -23,7 +23,7 @@
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_eth>;
phy-mode = "rmii";
- phy-reset-gpios = <&gpio7 6 0>;
+ phy-reset-gpios = <&gpio7 6 GPIO_ACTIVE_LOW>;
status = "okay";
};