1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
|
/* SPDX-License-Identifier: GPL-2.0 */
/* Copyright (c) 2018 Rockchip Electronics Co. Ltd. */
#ifndef __SFC_NAND_H
#define __SFC_NAND_H
#define SFC_NAND_STRESS_TEST_EN 0
#define SFC_NAND_PROG_ERASE_ERROR -2
#define SFC_NAND_HW_ERROR -1
#define SFC_NAND_ECC_ERROR NAND_ERROR
#define SFC_NAND_ECC_REFRESH NAND_STS_REFRESH
#define SFC_NAND_ECC_OK NAND_STS_OK
#define SFC_NAND_PAGE_MAX_SIZE 2112
#define FEA_READ_STATUE_MASK (0x3 << 0)
#define FEA_STATUE_MODE1 0
#define FEA_STATUE_MODE2 1
#define FEA_4BIT_READ BIT(2)
#define FEA_4BIT_PROG BIT(3)
#define FEA_4BYTE_ADDR BIT(4)
#define FEA_4BYTE_ADDR_MODE BIT(5)
#define MID_WINBOND 0xEF
#define MID_GIGADEV 0xC8
#define MID_MICRON 0x2C
#define MID_MACRONIX 0xC2
#define MID_SPANSION 0x01
#define MID_EON 0x1C
#define MID_ST 0x20
/* Command Set */
#define CMD_READ_JEDECID (0x9F)
#define CMD_READ_DATA (0x03)
#define CMD_READ_STATUS (0x05)
#define CMD_WRITE_STATUS (0x01)
#define CMD_PAGE_PROG (0x02)
#define CMD_SECTOR_ERASE (0x20)
#define CMD_BLK64K_ERASE (0xD8)
#define CMD_BLK32K_ERASE (0x52)
#define CMD_CHIP_ERASE (0xC7)
#define CMD_WRITE_EN (0x06)
#define CMD_WRITE_DIS (0x04)
#define CMD_PAGE_READ (0x13)
#define CMD_GET_FEATURE (0x0F)
#define CMD_SET_FEATURE (0x1F)
#define CMD_PROG_LOAD (0x02)
#define CMD_PROG_EXEC (0x10)
#define CMD_BLOCK_ERASE (0xD8)
#define CMD_READ_DATA_X2 (0x3B)
#define CMD_READ_DATA_X4 (0x6B)
#define CMD_PROG_LOAD_X4 (0x32)
#define CMD_READ_STATUS2 (0x35)
#define CMD_READ_STATUS3 (0x15)
#define CMD_WRITE_STATUS2 (0x31)
#define CMD_WRITE_STATUS3 (0x11)
#define CMD_FAST_READ_X1 (0x0B) /* X1 cmd, X1 addr, X1 data */
#define CMD_FAST_READ_X2 (0x3B) /* X1 cmd, X1 addr, X2 data */
/* X1 cmd, X1 addr, X4 data SUPPORT GD MARCONIX WINBOND */
#define CMD_FAST_READ_X4 (0x6B)
/* X1 cmd, X1 addr, X4 data SUPPORT GD MARCONIX WINBOND */
#define CMD_FAST_4READ_X4 (0x6C)
/* X1 cmd, X4 addr, X4 data SUPPORT EON GD MARCONIX WINBOND */
#define CMD_FAST_READ_A4 (0xEB)
/* X1 cmd, X1 addr, X4 data, SUPPORT GD WINBOND */
#define CMD_PAGE_PROG_X4 (0x32)
/* X1 cmd, X4 addr, X4 data, SUPPORT MARCONIX */
#define CMD_PAGE_PROG_A4 (0x38)
#define CMD_RESET_NAND (0xFF)
#define CMD_ENTER_4BYTE_MODE (0xB7)
#define CMD_EXIT_4BYTE_MODE (0xE9)
#define CMD_ENABLE_RESER (0x66)
#define CMD_RESET_DEVICE (0x99)
struct SFNAND_DEV {
u32 capacity;
u32 block_size;
u16 page_size;
u8 manufacturer;
u8 mem_type;
u8 read_lines;
u8 prog_lines;
u8 page_read_cmd;
u8 page_prog_cmd;
};
struct nand_info {
u32 id;
u16 sec_per_page;
u16 page_per_blk;
u16 plane_per_die;
u16 blk_per_plane;
u8 page_read_cmd;
u8 page_prog_cmd;
u8 read_cache_cmd_1;
u8 prog_cache_cmd_1;
u8 read_cache_cmd_4;
u8 prog_cache_cmd_4;
u8 block_erase_cmd;
u8 feature;
u8 density; /* (1 << density) sectors*/
u8 max_ecc_bits;
u8 QE_address;
u8 QE_bits;
u8 spare_offs_1;
u8 spare_offs_2;
};
u32 sfc_nand_init(void);
void sfc_nand_deinit(void);
int sfc_nand_read_id(u8 *buf);
#endif
|
