blob: eb8e272b6b5dc111cd6e592217b2edc1630edded (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
|
#
# Rockchip Clock specific Makefile
#
obj-y += clk-rockchip.o
obj-y += clk.o
obj-y += clk-pll.o
obj-y += clk-cpu.o
obj-y += clk-inverter.o
obj-y += clk-mmc-phase.o
obj-y += clk-muxgrf.o
obj-y += clk-ddr.o
obj-y += clk-half-divider.o
obj-y += clk-pvtm.o
obj-$(CONFIG_RESET_CONTROLLER) += softrst.o
obj-$(CONFIG_CPU_PX30) += clk-px30.o
obj-$(CONFIG_CPU_RV110X) += clk-rv1108.o
obj-$(CONFIG_CPU_RK1808) += clk-rk1808.o
obj-$(CONFIG_CPU_RK3036) += clk-rk3036.o
obj-$(CONFIG_CPU_RK312X) += clk-rk3128.o
obj-$(CONFIG_CPU_RK3188) += clk-rk3188.o
obj-$(CONFIG_CPU_RK322X) += clk-rk3228.o
obj-$(CONFIG_CPU_RK3288) += clk-rk3288.o
obj-$(CONFIG_CPU_RK3308) += clk-rk3308.o
obj-$(CONFIG_CPU_RK3328) += clk-rk3328.o
obj-$(CONFIG_CPU_RK3366) += clk-rk3366.o
obj-$(CONFIG_CPU_RK3368) += clk-rk3368.o
obj-$(CONFIG_CPU_RK3399) += clk-rk3399.o
obj-$(CONFIG_MFD_RK618) += rk618/
|
