/* * Copyright (c) 2018 Fuzhou Rockchip Electronics Co., Ltd * * SPDX-License-Identifier: (GPL-2.0+ OR MIT) */ #include #include / { ddr_timing: ddr_timing { compatible = "rockchip,ddr-timing"; ddr2_speed_bin = ; ddr3_speed_bin = ; ddr4_speed_bin = ; pd_idle = <13>; sr_idle = <93>; sr_mc_gate_idle = <0>; srpd_lite_idle = <0>; standby_idle = <0>; auto_pd_dis_freq = <1066>; auto_sr_dis_freq = <800>; ddr2_dll_dis_freq = <300>; ddr3_dll_dis_freq = <300>; ddr4_dll_dis_freq = <625>; phy_dll_dis_freq = <400>; ddr2_odt_dis_freq = <100>; phy_ddr2_odt_dis_freq = <100>; ddr2_drv = ; ddr2_odt = ; phy_ddr2_ca_drv = ; phy_ddr2_ck_drv = ; phy_ddr2_dq_drv = ; phy_ddr2_odt = ; ddr3_odt_dis_freq = <400>; phy_ddr3_odt_dis_freq = <400>; ddr3_drv = ; ddr3_odt = ; phy_ddr3_ca_drv = ; phy_ddr3_ck_drv = ; phy_ddr3_dq_drv = ; phy_ddr3_odt = ; phy_lpddr2_odt_dis_freq = <666>; lpddr2_drv = ; phy_lpddr2_ca_drv = ; phy_lpddr2_ck_drv = ; phy_lpddr2_dq_drv = ; phy_lpddr2_odt = ; lpddr3_odt_dis_freq = <400>; phy_lpddr3_odt_dis_freq = <400>; lpddr3_drv = ; lpddr3_odt = ; phy_lpddr3_ca_drv = ; phy_lpddr3_ck_drv = ; phy_lpddr3_dq_drv = ; phy_lpddr3_odt = ; lpddr4_odt_dis_freq = <800>; phy_lpddr4_odt_dis_freq = <800>; lpddr4_drv = ; lpddr4_dq_odt = ; lpddr4_ca_odt = ; phy_lpddr4_ca_drv = ; phy_lpddr4_ck_cs_drv = ; phy_lpddr4_dq_drv = ; phy_lpddr4_odt = ; ddr4_odt_dis_freq = <666>; phy_ddr4_odt_dis_freq = <666>; ddr4_drv = ; ddr4_odt = ; phy_ddr4_ca_drv = ; phy_ddr4_ck_drv = ; phy_ddr4_dq_drv = ; phy_ddr4_odt = ; /* CA de-skew, one step is 47.8ps, range 0-15 */ ddr3a1_ddr4a9_de-skew = <6>; ddr3a0_ddr4a10_de-skew = <7>; ddr3a3_ddr4a6_de-skew = <7>; ddr3a2_ddr4a4_de-skew = <7>; ddr3a5_ddr4a8_de-skew = <7>; ddr3a4_ddr4a5_de-skew = <7>; ddr3a7_ddr4a11_de-skew = <7>; ddr3a6_ddr4a7_de-skew = <6>; ddr3a9_ddr4a0_de-skew = <7>; ddr3a8_ddr4a13_de-skew = <7>; ddr3a11_ddr4a3_de-skew = <7>; ddr3a10_ddr4cs0_de-skew = <7>; ddr3a13_ddr4a2_de-skew = <7>; ddr3a12_ddr4ba1_de-skew = <7>; ddr3a15_ddr4odt0_de-skew = <7>; ddr3a14_ddr4a1_de-skew = <7>; ddr3ba1_ddr4a15_de-skew = <7>; ddr3ba0_ddr4bg0_de-skew = <7>; ddr3ras_ddr4cke_de-skew = <7>; ddr3ba2_ddr4ba0_de-skew = <7>; ddr3we_ddr4bg1_de-skew = <7>; ddr3cas_ddr4a12_de-skew = <7>; ddr3ckn_ddr4ckn_de-skew = <7>; ddr3ckp_ddr4ckp_de-skew = <7>; ddr3cke_ddr4a16_de-skew = <7>; ddr3odt0_ddr4a14_de-skew = <7>; ddr3cs0_ddr4act_de-skew = <6>; ddr3reset_ddr4reset_de-skew = <7>; ddr3cs1_ddr4cs1_de-skew = <6>; ddr3odt1_ddr4odt1_de-skew = <7>; /* DATA de-skew * RX one step is 25.1ps, range 0-15 * TX one step is 47.8ps, range 0-15 */ cs0_dm0_rx_de-skew = <7>; cs0_dm0_tx_de-skew = <7>; cs0_dq0_rx_de-skew = <8>; cs0_dq0_tx_de-skew = <8>; cs0_dq1_rx_de-skew = <9>; cs0_dq1_tx_de-skew = <8>; cs0_dq2_rx_de-skew = <8>; cs0_dq2_tx_de-skew = <8>; cs0_dq3_rx_de-skew = <8>; cs0_dq3_tx_de-skew = <8>; cs0_dq4_rx_de-skew = <9>; cs0_dq4_tx_de-skew = <8>; cs0_dq5_rx_de-skew = <9>; cs0_dq5_tx_de-skew = <8>; cs0_dq6_rx_de-skew = <9>; cs0_dq6_tx_de-skew = <8>; cs0_dq7_rx_de-skew = <8>; cs0_dq7_tx_de-skew = <8>; cs0_dqs0_rx_de-skew = <6>; cs0_dqs0p_tx_de-skew = <9>; cs0_dqs0n_tx_de-skew = <9>; cs0_dm1_rx_de-skew = <7>; cs0_dm1_tx_de-skew = <6>; cs0_dq8_rx_de-skew = <8>; cs0_dq8_tx_de-skew = <7>; cs0_dq9_rx_de-skew = <9>; cs0_dq9_tx_de-skew = <7>; cs0_dq10_rx_de-skew = <8>; cs0_dq10_tx_de-skew = <8>; cs0_dq11_rx_de-skew = <8>; cs0_dq11_tx_de-skew = <7>; cs0_dq12_rx_de-skew = <8>; cs0_dq12_tx_de-skew = <8>; cs0_dq13_rx_de-skew = <9>; cs0_dq13_tx_de-skew = <7>; cs0_dq14_rx_de-skew = <9>; cs0_dq14_tx_de-skew = <8>; cs0_dq15_rx_de-skew = <9>; cs0_dq15_tx_de-skew = <7>; cs0_dqs1_rx_de-skew = <7>; cs0_dqs1p_tx_de-skew = <9>; cs0_dqs1n_tx_de-skew = <9>; cs0_dm2_rx_de-skew = <7>; cs0_dm2_tx_de-skew = <7>; cs0_dq16_rx_de-skew = <9>; cs0_dq16_tx_de-skew = <9>; cs0_dq17_rx_de-skew = <7>; cs0_dq17_tx_de-skew = <9>; cs0_dq18_rx_de-skew = <7>; cs0_dq18_tx_de-skew = <8>; cs0_dq19_rx_de-skew = <7>; cs0_dq19_tx_de-skew = <9>; cs0_dq20_rx_de-skew = <9>; cs0_dq20_tx_de-skew = <9>; cs0_dq21_rx_de-skew = <9>; cs0_dq21_tx_de-skew = <9>; cs0_dq22_rx_de-skew = <8>; cs0_dq22_tx_de-skew = <9>; cs0_dq23_rx_de-skew = <8>; cs0_dq23_tx_de-skew = <9>; cs0_dqs2_rx_de-skew = <6>; cs0_dqs2p_tx_de-skew = <9>; cs0_dqs2n_tx_de-skew = <9>; cs0_dm3_rx_de-skew = <7>; cs0_dm3_tx_de-skew = <7>; cs0_dq24_rx_de-skew = <8>; cs0_dq24_tx_de-skew = <8>; cs0_dq25_rx_de-skew = <9>; cs0_dq25_tx_de-skew = <9>; cs0_dq26_rx_de-skew = <9>; cs0_dq26_tx_de-skew = <8>; cs0_dq27_rx_de-skew = <9>; cs0_dq27_tx_de-skew = <8>; cs0_dq28_rx_de-skew = <9>; cs0_dq28_tx_de-skew = <9>; cs0_dq29_rx_de-skew = <9>; cs0_dq29_tx_de-skew = <9>; cs0_dq30_rx_de-skew = <8>; cs0_dq30_tx_de-skew = <8>; cs0_dq31_rx_de-skew = <8>; cs0_dq31_tx_de-skew = <8>; cs0_dqs3_rx_de-skew = <7>; cs0_dqs3p_tx_de-skew = <9>; cs0_dqs3n_tx_de-skew = <9>; cs1_dm0_rx_de-skew = <7>; cs1_dm0_tx_de-skew = <7>; cs1_dq0_rx_de-skew = <8>; cs1_dq0_tx_de-skew = <8>; cs1_dq1_rx_de-skew = <9>; cs1_dq1_tx_de-skew = <8>; cs1_dq2_rx_de-skew = <8>; cs1_dq2_tx_de-skew = <8>; cs1_dq3_rx_de-skew = <8>; cs1_dq3_tx_de-skew = <8>; cs1_dq4_rx_de-skew = <8>; cs1_dq4_tx_de-skew = <8>; cs1_dq5_rx_de-skew = <9>; cs1_dq5_tx_de-skew = <8>; cs1_dq6_rx_de-skew = <9>; cs1_dq6_tx_de-skew = <8>; cs1_dq7_rx_de-skew = <8>; cs1_dq7_tx_de-skew = <8>; cs1_dqs0_rx_de-skew = <6>; cs1_dqs0p_tx_de-skew = <9>; cs1_dqs0n_tx_de-skew = <9>; cs1_dm1_rx_de-skew = <7>; cs1_dm1_tx_de-skew = <7>; cs1_dq8_rx_de-skew = <8>; cs1_dq8_tx_de-skew = <8>; cs1_dq9_rx_de-skew = <8>; cs1_dq9_tx_de-skew = <7>; cs1_dq10_rx_de-skew = <7>; cs1_dq10_tx_de-skew = <8>; cs1_dq11_rx_de-skew = <8>; cs1_dq11_tx_de-skew = <8>; cs1_dq12_rx_de-skew = <8>; cs1_dq12_tx_de-skew = <7>; cs1_dq13_rx_de-skew = <8>; cs1_dq13_tx_de-skew = <8>; cs1_dq14_rx_de-skew = <8>; cs1_dq14_tx_de-skew = <8>; cs1_dq15_rx_de-skew = <8>; cs1_dq15_tx_de-skew = <7>; cs1_dqs1_rx_de-skew = <7>; cs1_dqs1p_tx_de-skew = <9>; cs1_dqs1n_tx_de-skew = <9>; cs1_dm2_rx_de-skew = <7>; cs1_dm2_tx_de-skew = <8>; cs1_dq16_rx_de-skew = <8>; cs1_dq16_tx_de-skew = <9>; cs1_dq17_rx_de-skew = <8>; cs1_dq17_tx_de-skew = <9>; cs1_dq18_rx_de-skew = <7>; cs1_dq18_tx_de-skew = <8>; cs1_dq19_rx_de-skew = <8>; cs1_dq19_tx_de-skew = <9>; cs1_dq20_rx_de-skew = <9>; cs1_dq20_tx_de-skew = <9>; cs1_dq21_rx_de-skew = <9>; cs1_dq21_tx_de-skew = <9>; cs1_dq22_rx_de-skew = <8>; cs1_dq22_tx_de-skew = <9>; cs1_dq23_rx_de-skew = <8>; cs1_dq23_tx_de-skew = <9>; cs1_dqs2_rx_de-skew = <6>; cs1_dqs2p_tx_de-skew = <9>; cs1_dqs2n_tx_de-skew = <9>; cs1_dm3_rx_de-skew = <7>; cs1_dm3_tx_de-skew = <7>; cs1_dq24_rx_de-skew = <8>; cs1_dq24_tx_de-skew = <9>; cs1_dq25_rx_de-skew = <9>; cs1_dq25_tx_de-skew = <9>; cs1_dq26_rx_de-skew = <9>; cs1_dq26_tx_de-skew = <8>; cs1_dq27_rx_de-skew = <8>; cs1_dq27_tx_de-skew = <8>; cs1_dq28_rx_de-skew = <9>; cs1_dq28_tx_de-skew = <9>; cs1_dq29_rx_de-skew = <9>; cs1_dq29_tx_de-skew = <9>; cs1_dq30_rx_de-skew = <9>; cs1_dq30_tx_de-skew = <8>; cs1_dq31_rx_de-skew = <8>; cs1_dq31_tx_de-skew = <8>; cs1_dqs3_rx_de-skew = <7>; cs1_dqs3p_tx_de-skew = <9>; cs1_dqs3n_tx_de-skew = <9>; }; };