summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/rockchip/rk1808.dtsi
AgeCommit message (Collapse)Author
2018-10-22arm64: dts: rockchip: add combphy node for rk1808William Wu
Add combphy node for rk1808, this phy can be used as pcie-phy or usb3-phy. Change-Id: Idddeabf32a21560ad134ff9cc0a9a3f406f8d1a7 Signed-off-by: William Wu <william.wu@rock-chips.com>
2018-10-19arm64: dts: rockchip: Add i2cm1 pinctrl define for rk1808David Wu
Change-Id: I304676a66b816c112557fa86d98d75131c2b0573 Signed-off-by: David Wu <david.wu@rock-chips.com>
2018-10-19arm64: dts: rockchip: Fix the i2c5 base register for rk1808David Wu
Change-Id: Icc1670aa58f3dc266a971978ce6674df311a209e Signed-off-by: David Wu <david.wu@rock-chips.com>
2018-10-18arm64: dts: rockchip: rk1808: Add clocks and power-domains for npuFinley Xiao
Change-Id: Ie33157ebf277fd2ad008a1ae0a4e5725df3c2164 Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
2018-10-16arm64: dts: rockchip: rk1808: add rng node for crypto v2 hwrngLin Jinhan
Change-Id: Ibbfd0d63d376d874d5363a1c8dcc0c2b6575d9cb Signed-off-by: Lin Jinhan <troy.lin@rock-chips.com>
2018-10-15arm64: dts: rockchip: fix uart pinctrl for rk1808Huibin Hong
Change-Id: Icc4b3c70926db37ef63d9d496958a46ed18a672d Signed-off-by: Huibin Hong <huibin.hong@rock-chips.com>
2018-10-15arm64: dts: rockchip: remove io-domain/pmu-io-domain for rk1808Jianqun Xu
RK1808 SoCs support Auto-selection feature, which descript by PMU_GRF_IO_VSEL1. Change-Id: I43a240306d95b686b9801d2fe2a2a6f141ec2834 Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
2018-10-15arm64: dts: rockchip: disable uart and spi dma for rk1808Huibin Hong
There is only one dmac of rk1808, but more than 30 peripheral may use dma, so disable uart and spi dma as default. Enable it by property below: dma-names = "tx", "rx"; Change-Id: I67347c1459a1a11efa00b08cf21273175b6028a0 Signed-off-by: Huibin Hong <huibin.hong@rock-chips.com>
2018-10-12arm64: dts: rockchip: add rga node for rk1808Shixiang Zheng
Change-Id: I526781fc6716276ad0500e8d7615361f77dc031a Signed-off-by: Shixiang Zheng <shixiang.zheng@rock-chips.com>
2018-10-12arm64: dts: rockchip: rk1808: Add pvtm nodeLiang Chen
Change-Id: Ifba22d49d08cea1897a963b4ab1bc43791e78032 Signed-off-by: Liang Chen <cl@rock-chips.com>
2018-10-11arm64: dts: rockchip: rk1808: Add watchdog nodeLiang Chen
Change-Id: I1986d09ab35c5c0b7cb5ec77a1a5b767325ca03b Signed-off-by: Liang Chen <cl@rock-chips.com>
2018-10-11arm64: dts: rockchip: Change the gmac tx drive strength to 8ma for rk1808David Wu
Change-Id: I094517b037b8c814923e65613f7830ee7fd7b2bd Signed-off-by: David Wu <david.wu@rock-chips.com>
2018-10-11ARM64: dts: rockchip: add hwlock node for rk1808Frank Wang
This patch adds Hardware spinlock node support for rk1808 SoC. Change-Id: I53b3413bfca6a7310a192d029c9fe922fe48964a Signed-off-by: Frank Wang <frank.wang@rock-chips.com>
2018-10-11arm64: dts: rockchip: modify gpll freq to 1188M for rk1808Elaine Zhang
set gpll 1188M is better for cif 27M\37.125M\74.25M Change-Id: I05003333980da535b9f20f021c38a2dbcedf74f6 Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
2018-10-11arm64: dts: rockchip: modify the ppll freq to 200M for rk1808Elaine Zhang
ppll set 200M is better for pcie and usb. Change-Id: If1e14aa09e6231e7cbd5cf7d6fc8947d38a8f11a Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
2018-10-10arm64: dts: rockchip: rk1808: add pinctrl for clkin/out_32kElaine Zhang
Change-Id: I31cb6a789e43933d759c1b667f97d20cd2c97eda Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
2018-10-10arm64: dts: rockchip: rk1808: Add opp table for cpuFinley Xiao
Change-Id: Ie9d683c59d61a83cb1e5e7df73e56bedffa56cfd Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
2018-10-09clk: rockchip: rk1808: rename SCLK_GPIO to DBCLK_GPIOElaine Zhang
Change-Id: I1ed6fe175fb2e640a7a61e1a2e799e94e76b435f Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
2018-10-09arm64: dts: rockchip: rk1808: change the clock resource indexZiyuan Xu
The pinctrl-rockchip driver get the clock resource by of_clk_get within the index 0 which requires the index of pclk_gpio should be fixed to 0. Change-Id: I619f12cb53002996d96f142c8889852be75c61e7 Signed-off-by: Ziyuan Xu <xzy.xu@rock-chips.com>
2018-10-09arm64: dts: rockchip: rename vpu to vpu_serviceHerman Chen
/dev/vpu is the old device name. New driver always use vpu_service as default vcodec driver name. Change-Id: I19896d92336291d0035fa4ed7b466cb64fd96d78 Signed-off-by: Herman Chen <herman.chen@rock-chips.com>
2018-10-08Revert "arm64: dts: rockchip: fix reg length for cru on RK1808 SoCs"Tao Huang
This reverts commit 827031a1cabb32278405455db10777dfcdebbbae. PMU_CRU offset is 0x4000 Change-Id: Ia535a255030b530949bc205414dca86ffd7ff6b6 Signed-off-by: Tao Huang <huangtao@rock-chips.com>
2018-10-08arm64: dts: rockchip: rk1808: add saradcSimon Xue
Change-Id: Ib3b2062ecd7190f9b33db3c6d8ffc72e7038d7f8 Signed-off-by: Simon Xue <xxm@rock-chips.com>
2018-10-08arm64: dts: rockchip: rk1808: Add #address/#size-cells to csiSandy Huang
DTS warning: arch/arm64/boot/dts/rockchip/rk1808-evb-v10-csi-tx.dtb: Warning (reg_format): "reg" property in /csi@ffb20000/panel@0 has invalid length (4 bytes) (#address-cells == 2, #size-cells == 1) arch/arm64/boot/dts/rockchip/rk1808-evb-v10-csi-tx.dtb: Warning (avoid_default_addr_size): Relying on default #address-cells value for /csi@ffb20000/panel@0 Change-Id: I017f4242963b15b7d09fe24c8ed106081c287e21 Signed-off-by: Sandy Huang <hjc@rock-chips.com>
2018-10-08HACK: arm64: dts: rockchip: rk1808: set pull-up-2mA for eMMC ioJianqun Xu
Change-Id: I598ccc11108e73bfa81d0e1b4cb47f493aa7d1c1 Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
2018-10-07arm64: dts: rockchip: enable power domain for rk1808Elaine Zhang
fix up the pd_pcie clks. add power-domains = <&power RK1808_PD_PCIE> for usb host. enable power status. Change-Id: I040c3c24ab542add96f87ca7b2453b60703b2a4d Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
2018-10-07arm64: dts: rockchip: fix qos name and reg for rk1808Tao Huang
Change-Id: I9980e35ac95c9d779e95e377994c52affbeaef31 Signed-off-by: Tao Huang <huangtao@rock-chips.com>
2018-10-07arm64: dts: rockchip: add sdmmc0_det pinctrl for rk1808Jianqun Xu
Change-Id: I0229bb370bcc5a4b93ad000906f00adb4fe95230 Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
2018-10-07arm64: dts: rockchip: enable sdmmc for rk1808Jianqun Xu
Change-Id: I0990f70b7e908560300d349958f31603bf231242 Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
2018-10-07arm64: dts: rockchip: Add vpu/vpu_mmu nodes for rk1808Herman Chen
Change-Id: Ieaf28874d694136443fb7f0db3309018ae134453 Signed-off-by: Herman Chen <herman.chen@rock-chips.com>
2018-10-06arm64: dts: rockchip: add reboot-mode for rk1808Jianqun Xu
Change-Id: I6669eb303df8452caf127a8680aa8ec63ee31871 Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
2018-10-06arm64: dts: rockchip: set dwc3 in gadget only mode for rk1808William Wu
The dwc3 controller on rk1808 evb with Type-A interface can act as static host and static device. However, the dwc3 driver can't switch host and device mode well, so we set dwc3 in gadget only mode for the time being. Change-Id: Iaa2af5791dacecdd1e2c784d50f0fea6b3a9deb4 Signed-off-by: William Wu <william.wu@rock-chips.com>
2018-10-06arm64: dts: rockchip: rk1808: add PSCI nodeshengfei Xu
Add PSCI node for RK1808 SoC, and cpu node enable-method property is set to "psci". Change-Id: I08c0f49633ec65c6b054c683556add168dd89e48 Signed-off-by: shengfei Xu <xsf@rock-chips.com>
2018-10-06arm64: dts: rockchip: fix reg length for cru on RK1808 SoCsJianqun Xu
PMU_CRU offset is 0xc000. Change-Id: I59530a55a4561df6922c2a3040c59e6b590842a4 Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
2018-09-28arm64: dts: rockchip: fix mapping address for rk1808 pmugrfJianqun Xu
Change-Id: Idf10c849052aba90b58120254bbc9bbebdc98937 Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
2018-09-27arm64: dts: rockchip: get vad audio buffer from sram nodeSugar Zhang
Change-Id: Ib1583475d3de57ed6ac69153519057a999feb0a0 Signed-off-by: Sugar Zhang <sugar.zhang@rock-chips.com>
2018-09-26arm64: dts: rockchip: add i2s-tdm, i2s, pdm, vad for rk1808Sugar Zhang
Change-Id: I13d6da81713704d3ee53e12d801882eeef6d5e64 Signed-off-by: Sugar Zhang <sugar.zhang@rock-chips.com>
2018-09-19arm64: dts: rockchip: fix unit name without reg property error for rk1808Jianqun Xu
This patch will fix the warning: Warning (unit_address_vs_reg): Node /usb@fd000000 has a unit name, but no reg property Change-Id: I64d306172e76b8b03772e1e40d173ba991080400 Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
2018-09-18arm64: dts: rockchip: rk1808 add support npuJianqun Xu
Add npu node for RK1808 SoCs. Change-Id: Ic6c3c6a1cdff75030871710808a5d248afe8ceb4 Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
2018-09-17ARM64: dts: rockchip: add clk for dmac node on RK1808 SoCsJianqun Xu
Change-Id: Ia06485f3f0995f5f1cb83f36f59c4a78a4273bc2 Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
2018-09-14arm64: dts: rockchip: rk1808: Add #address/#size-cells to dsiWyon Bi
DTC warnings: arch/arm64/boot/dts/rockchip/rk1808-evb-v10.dtb: Warning (reg_format): "reg" property in /dsi@ffb30000/panel@0 has invalid length (4 bytes) (#address-cells == 2, #size-cells == 1) arch/arm64/boot/dts/rockchip/rk1808-evb-v10.dtb: Warning (avoid_default_addr_size): Relying on default #address-cells value for /dsi@ffb30000/panel@0 arch/arm64/boot/dts/rockchip/rk1808-evb-v10.dtb: Warning (avoid_default_addr_size): Relying on default #size-cells value for /dsi@ffb30000/panel@0 Change-Id: I257595e10120f960c7ab6ff169302b4f2e6a68be Signed-off-by: Wyon Bi <bivvy.bi@rock-chips.com>
2018-09-14arm64: dts: rockchip: add SDIO for rk1808Shawn Lin
Add SDIO support for rk1808. Change-Id: Iea5413e497673d310889b1aecb9877c539616505 Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>
2018-09-12arm64: dts: rockchip: rk1808: Add support for display subsystemWyon Bi
Change-Id: I3bcf043cb39e05aa811aab483febc2a96c6187fa Signed-off-by: Wyon Bi <bivvy.bi@rock-chips.com> Signed-off-by: Sandy Huang <hjc@rock-chips.com>
2018-09-12arm64: dts: rockchip: rk1808 fix pincrl errorJianqun Xu
1. fix emmc_clkout/emmc_rstn to gpio1 RK_PB1/RK_PB3 2. fix sdmmc1_clk to gpio4 RK_PA7 3. fix to pull_up_8ma for spi_mosi_hs pins Change-Id: Ib67d0c6ab485f38e282f1b6e4cfba16b73da1df5 Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
2018-09-06arm64: dts: rockchip: add io-domain for rk1808Jianqun Xu
Add support for rk1808 io domain and pmu io domain. Change-Id: I1057f9193ca12a8e14a5dfa0b121395169470b0f Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
2018-08-31ARM64: dts: rockchip: Add pmu\power-domain\qos dts node for rk1808Elaine Zhang
Change-Id: I8bd286384a8cdc0a7c6c2645afa4fa066a0cd22d Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
2018-08-31arm64: dts: rockchip: rk1808 add uart aliasesJianqun Xu
Change-Id: If058767cf6c50dccb1cd57b07e2ba33f0854f338 Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
2018-08-31arm64: dts: rockchip: add usb nodes for rk1808William Wu
Add usb 2.0 host controller nodes, usb 3.0 otg controller node, and usb 2.0 phy nodes for rk1808 SoC. Change-Id: Icb23e3d1b929091b62824bba6f41ffb4ab262f69 Signed-off-by: William Wu <william.wu@rock-chips.com>
2018-08-30arm64: dts: rockchip: add uart nodes for RK1808Jianqun Xu
RK1808 support 8 uarts, from uart0 to uart7. Change-Id: I7fb796c4b068bd6f7f6eaaf2bd243ba8775a9449 Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
2018-08-29arm64: dts: rockchip: rk1808 fix compile errorJianqun Xu
1. fix gmac error clk 2. fix ";" at the end of gmac pinctrl 3. fix error pinctrl for spim0_csn 4. add pull_none_*ma Change-Id: I42ef3cc09e616c606b5a09ba50481857d95ad6e8 Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
2018-08-29ARM64: dts: rockchip: add tsadc node for rk1808Elaine Zhang
Change-Id: I2681192228cc8b4736e9c249f0afc9ba8d29a07b Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-29 10:17:50 +0000