summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/rockchip/rk3399-disvr-android.dts
diff options
context:
space:
mode:
authorRocky Hao <rocky.hao@rock-chips.com>2018-06-04 14:55:49 +0800
committerRocky Hao <rocky.hao@rock-chips.com>2018-06-04 17:17:38 +0800
commit90d074f764d249cda61af737e194c20323f367fa (patch)
tree61fd00c48e46d58dd0b478267d1d5911af10f3a4 /arch/arm64/boot/dts/rockchip/rk3399-disvr-android.dts
parentba67486670b3875b75635b6e745d51e44b822b39 (diff)
arm: dts: rockchip: thermal: update soc's sw/hw over temperature power off degree
to cope with Wide Temperature Range test, we maxamize soc's sw/hw over temperature power off degree. fow now, 115 degree Celsius is set to trigger sw powering off. if sw function does not work and temperature is continuing to grow up, and till 120 degree Celsius, hw powering off/reset is triggered. Change-Id: I751e9ea754f434bc20df39fdbdb40216a1582c39 Signed-off-by: Rocky Hao <rocky.hao@rock-chips.com>
Diffstat (limited to 'arch/arm64/boot/dts/rockchip/rk3399-disvr-android.dts')
-rw-r--r--arch/arm64/boot/dts/rockchip/rk3399-disvr-android.dts4
1 files changed, 2 insertions, 2 deletions
diff --git a/arch/arm64/boot/dts/rockchip/rk3399-disvr-android.dts b/arch/arm64/boot/dts/rockchip/rk3399-disvr-android.dts
index 03a5f425a892..3d6e9e9215c0 100644
--- a/arch/arm64/boot/dts/rockchip/rk3399-disvr-android.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3399-disvr-android.dts
@@ -631,13 +631,13 @@
};
&soc_crit {
- temperature = <100000>; /* millicelsius */
+ temperature = <115000>; /* millicelsius */
};
&tsadc {
rockchip,hw-tshut-mode = <1>; /* tshut mode 0:CRU 1:GPIO */
rockchip,hw-tshut-polarity = <1>; /* tshut polarity 0:LOW 1:HIGH */
- rockchip,hw-tshut-temp = <110000>;
+ rockchip,hw-tshut-temp = <120000>;
status = "okay";
};