summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/rockchip/rk3368.dtsi
diff options
context:
space:
mode:
authorFinley Xiao <finley.xiao@rock-chips.com>2017-04-24 19:56:46 +0800
committerHuang, Tao <huangtao@rock-chips.com>2017-04-25 14:45:06 +0800
commit684863f0c9db350aad0cf0e6ea2af1fb2767a932 (patch)
treec1f8f793ff3c629962573807729dc791aca6d0a6 /arch/arm64/boot/dts/rockchip/rk3368.dtsi
parentb35b5f0d329c73d49b9c143b8e29c711fbcc3769 (diff)
arm64: dts: rk3368: add 'leakage-scaling-sel' property for cluster1_opp
Change-Id: Icabe3cc278161010d638b4d3e231557246075b0a Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Diffstat (limited to 'arch/arm64/boot/dts/rockchip/rk3368.dtsi')
-rw-r--r--arch/arm64/boot/dts/rockchip/rk3368.dtsi5
1 files changed, 5 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/rockchip/rk3368.dtsi b/arch/arm64/boot/dts/rockchip/rk3368.dtsi
index 1da7e78d4278..29b9db7cb48c 100644
--- a/arch/arm64/boot/dts/rockchip/rk3368.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3368.dtsi
@@ -271,6 +271,11 @@
cluster1_opp: opp_table1 {
compatible = "operating-points-v2";
opp-shared;
+ leakage-scaling-sel = <
+ 1 24 36
+ 25 254 0
+ >;
+ clocks = <&cru PLL_APLLB>;
leakage-voltage-sel = <
1 24 0
25 254 1