summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/rockchip/rk3366.dtsi
diff options
context:
space:
mode:
authorElaine Zhang <zhangqing@rock-chips.com>2018-12-28 19:48:32 +0800
committerElaine Zhang <zhangqing@rock-chips.com>2018-12-29 10:18:46 +0800
commit35ae31482a56c6975a9884c2220982eb9b678eb4 (patch)
tree297c12d13e7f75d9e7a90417c7c9da63f8d63ebe /arch/arm64/boot/dts/rockchip/rk3366.dtsi
parent75b880e190a6446e219ba1aab9fc28898774b69a (diff)
thermal: rockchip: add pinctrl control
Based on the TSADC Tshut mode to select pinctrl, instead of setting pinctrl based on architecture (Not depends on pinctrl setting by "init" or "default"). And it requires setting the tshut polarity before select pinctrl. Change-Id: Iac9ca05073b0181ee13b0048d0c2a54204f82bca Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
Diffstat (limited to 'arch/arm64/boot/dts/rockchip/rk3366.dtsi')
-rw-r--r--arch/arm64/boot/dts/rockchip/rk3366.dtsi3
1 files changed, 2 insertions, 1 deletions
diff --git a/arch/arm64/boot/dts/rockchip/rk3366.dtsi b/arch/arm64/boot/dts/rockchip/rk3366.dtsi
index 3a9d5fefadb1..c7de0e9d0710 100644
--- a/arch/arm64/boot/dts/rockchip/rk3366.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3366.dtsi
@@ -334,8 +334,9 @@
clock-names = "tsadc", "apb_pclk";
resets = <&cru SRST_TSADC>;
reset-names = "tsadc-apb";
- pinctrl-names = "default";
+ pinctrl-names = "gpio", "otpout";
pinctrl-0 = <&tsadc_gpio>;
+ pinctrl-1 = <&tsadc_int>;
#thermal-sensor-cells = <1>;
rockchip,hw-tshut-temp = <120000>;
status = "disabled";