summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/rockchip/rk1808.dtsi
diff options
context:
space:
mode:
authorDavid Wu <david.wu@rock-chips.com>2018-10-25 21:09:43 +0800
committerDavid Wu <david.wu@rock-chips.com>2018-11-01 19:25:20 +0800
commitb86326c8af5a9e54e2ce0532818a09a8dc9eeb51 (patch)
tree8c894fe8b0a17539d3a1f3b235f08c4a7cdbe168 /arch/arm64/boot/dts/rockchip/rk1808.dtsi
parent3a64d9dc2427061d4a617d46ae3e58f5d616bd09 (diff)
arm64: dts: rockchip: Change the drive strength of spi pins to 2ma for rk1808
Change-Id: Ide1e6aa0fcd18e7927c1a3adaf4da17e827b526f Signed-off-by: David Wu <david.wu@rock-chips.com>
Diffstat (limited to 'arch/arm64/boot/dts/rockchip/rk1808.dtsi')
-rw-r--r--arch/arm64/boot/dts/rockchip/rk1808.dtsi90
1 files changed, 45 insertions, 45 deletions
diff --git a/arch/arm64/boot/dts/rockchip/rk1808.dtsi b/arch/arm64/boot/dts/rockchip/rk1808.dtsi
index e7a065133473..a5a368dec70c 100644
--- a/arch/arm64/boot/dts/rockchip/rk1808.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk1808.dtsi
@@ -2014,230 +2014,230 @@
spi0 {
spi0_mosi: spi0-mosi {
rockchip,pins =
- <1 RK_PB4 1 &pcfg_pull_up_4ma>;
+ <1 RK_PB4 1 &pcfg_pull_up_2ma>;
};
spi0_miso: spi0-miso {
rockchip,pins =
- <1 RK_PB5 1 &pcfg_pull_up_4ma>;
+ <1 RK_PB5 1 &pcfg_pull_up_2ma>;
};
spi0_csn: spi0-csn {
rockchip,pins =
- <1 RK_PB6 1 &pcfg_pull_up_4ma>;
+ <1 RK_PB6 1 &pcfg_pull_up_2ma>;
};
spi0_clk: spi0-clk {
rockchip,pins =
- <1 RK_PB7 1 &pcfg_pull_up_4ma>;
+ <1 RK_PB7 1 &pcfg_pull_up_2ma>;
};
spi0_mosi_hs: spi0-mosi-hs {
rockchip,pins =
- <1 RK_PB4 1 &pcfg_pull_up_8ma>;
+ <1 RK_PB4 1 &pcfg_pull_up_2ma>;
};
spi0_miso_hs: spi0-miso-hs {
rockchip,pins =
- <1 RK_PB5 1 &pcfg_pull_up_8ma>;
+ <1 RK_PB5 1 &pcfg_pull_up_2ma>;
};
spi0_csn_hs: spi0-csn-hs {
rockchip,pins =
- <1 RK_PB6 1 &pcfg_pull_up_8ma>;
+ <1 RK_PB6 1 &pcfg_pull_up_2ma>;
};
spi0_clk_hs: spi0-clk-hs {
rockchip,pins =
- <1 RK_PB7 1 &pcfg_pull_up_8ma>;
+ <1 RK_PB7 1 &pcfg_pull_up_2ma>;
};
};
- spi1 {
+ spi1m0 {
spi1_clk: spi1-clk {
rockchip,pins =
- <4 RK_PB4 2 &pcfg_pull_up_4ma>;
+ <4 RK_PB4 2 &pcfg_pull_up_2ma>;
};
spi1_mosi: spi1-mosi {
rockchip,pins =
- <4 RK_PB5 2 &pcfg_pull_up_4ma>;
+ <4 RK_PB5 2 &pcfg_pull_up_2ma>;
};
spi1_csn0: spi1-csn0 {
rockchip,pins =
- <4 RK_PB6 2 &pcfg_pull_up_4ma>;
+ <4 RK_PB6 2 &pcfg_pull_up_2ma>;
};
spi1_miso: spi1-miso {
rockchip,pins =
- <4 RK_PB7 2 &pcfg_pull_up_4ma>;
+ <4 RK_PB7 2 &pcfg_pull_up_2ma>;
};
spi1_csn1: spi1-csn1 {
rockchip,pins =
- <4 RK_PC0 2 &pcfg_pull_up_4ma>;
+ <4 RK_PC0 2 &pcfg_pull_up_2ma>;
};
spi1_clk_hs: spi1-clk-hs {
rockchip,pins =
- <4 RK_PB4 2 &pcfg_pull_up_8ma>;
+ <4 RK_PB4 2 &pcfg_pull_up_2ma>;
};
spi1_mosi_hs: spi1-mosi-hs {
rockchip,pins =
- <4 RK_PB5 2 &pcfg_pull_up_8ma>;
+ <4 RK_PB5 2 &pcfg_pull_up_2ma>;
};
spi1_csn0_hs: spi1-csn0-hs {
rockchip,pins =
- <4 RK_PB6 2 &pcfg_pull_up_8ma>;
+ <4 RK_PB6 2 &pcfg_pull_up_2ma>;
};
spi1_miso_hs: spi1-miso-hs {
rockchip,pins =
- <4 RK_PB7 2 &pcfg_pull_up_8ma>;
+ <4 RK_PB7 2 &pcfg_pull_up_2ma>;
};
spi1_csn1_hs: spi1-csn1-hs {
rockchip,pins =
- <4 RK_PC0 2 &pcfg_pull_up_8ma>;
+ <4 RK_PC0 2 &pcfg_pull_up_2ma>;
};
};
spi1m1 {
spi1m1_clk: spi1m1-clk {
rockchip,pins =
- <3 RK_PC7 3 &pcfg_pull_up_4ma>;
+ <3 RK_PC7 3 &pcfg_pull_up_2ma>;
};
spi1m1_mosi: spi1m1-mosi {
rockchip,pins =
- <3 RK_PD0 3 &pcfg_pull_up_4ma>;
+ <3 RK_PD0 3 &pcfg_pull_up_2ma>;
};
spi1m1_csn0: spi1m1-csn0 {
rockchip,pins =
- <3 RK_PD1 3 &pcfg_pull_up_4ma>;
+ <3 RK_PD1 3 &pcfg_pull_up_2ma>;
};
spi1m1_miso: spi1m1-miso {
rockchip,pins =
- <3 RK_PD2 3 &pcfg_pull_up_4ma>;
+ <3 RK_PD2 3 &pcfg_pull_up_2ma>;
};
spi1m1_csn1: spi1m1-csn1 {
rockchip,pins =
- <3 RK_PD3 3 &pcfg_pull_up_4ma>;
+ <3 RK_PD3 3 &pcfg_pull_up_2ma>;
};
spi1m1_clk_hs: spi1m1-clk-hs {
rockchip,pins =
- <3 RK_PC7 3 &pcfg_pull_up_8ma>;
+ <3 RK_PC7 3 &pcfg_pull_up_2ma>;
};
spi1m1_mosi_hs: spi1m1-mosi-hs {
rockchip,pins =
- <3 RK_PD0 3 &pcfg_pull_up_8ma>;
+ <3 RK_PD0 3 &pcfg_pull_up_2ma>;
};
spi1m1_csn0_hs: spi1m1-csn0-hs {
rockchip,pins =
- <3 RK_PD1 3 &pcfg_pull_up_8ma>;
+ <3 RK_PD1 3 &pcfg_pull_up_2ma>;
};
spi1m1_miso_hs: spi1m1-miso-hs {
rockchip,pins =
- <3 RK_PD2 3 &pcfg_pull_up_8ma>;
+ <3 RK_PD2 3 &pcfg_pull_up_2ma>;
};
spi1m1_csn1_hs: spi1m1-csn1-hs {
rockchip,pins =
- <3 RK_PD3 3 &pcfg_pull_up_8ma>;
+ <3 RK_PD3 3 &pcfg_pull_up_2ma>;
};
};
spi2m0 {
spi2m0_miso: spi2m0-miso {
rockchip,pins =
- <1 RK_PA6 2 &pcfg_pull_up_4ma>;
+ <1 RK_PA6 2 &pcfg_pull_up_2ma>;
};
spi2m0_clk: spi2m0-clk {
rockchip,pins =
- <1 RK_PA7 2 &pcfg_pull_up_4ma>;
+ <1 RK_PA7 2 &pcfg_pull_up_2ma>;
};
spi2m0_mosi: spi2m0-mosi {
rockchip,pins =
- <1 RK_PB0 2 &pcfg_pull_up_4ma>;
+ <1 RK_PB0 2 &pcfg_pull_up_2ma>;
};
spi2m0_csn: spi2m0-csn {
rockchip,pins =
- <1 RK_PB1 2 &pcfg_pull_up_4ma>;
+ <1 RK_PB1 2 &pcfg_pull_up_2ma>;
};
spi2m0_miso_hs: spi2m0-miso-hs {
rockchip,pins =
- <1 RK_PA6 2 &pcfg_pull_none>;
+ <1 RK_PA6 2 &pcfg_pull_up_2ma>;
};
spi2m0_clk_hs: spi2m0-clk-hs {
rockchip,pins =
- <1 RK_PA7 2 &pcfg_pull_none>;
+ <1 RK_PA7 2 &pcfg_pull_up_2ma>;
};
spi2m0_mosi_hs: spi2m0-mosi-hs {
rockchip,pins =
- <1 RK_PB0 2 &pcfg_pull_none>;
+ <1 RK_PB0 2 &pcfg_pull_up_2ma>;
};
spi2m0_csn_hs: spi2m0-csn-hs {
rockchip,pins =
- <1 RK_PB1 2 &pcfg_pull_none>;
+ <1 RK_PB1 2 &pcfg_pull_up_2ma>;
};
};
spi2m1 {
spi2m1_miso: spi2m1-miso {
rockchip,pins =
- <2 RK_PA4 3 &pcfg_pull_up_4ma>;
+ <2 RK_PA4 3 &pcfg_pull_up_2ma>;
};
spi2m1_clk: spi2m1-clk {
rockchip,pins =
- <2 RK_PA5 3 &pcfg_pull_up_4ma>;
+ <2 RK_PA5 3 &pcfg_pull_up_2ma>;
};
spi2m1_mosi: spi2m1-mosi {
rockchip,pins =
- <2 RK_PA6 3 &pcfg_pull_up_4ma>;
+ <2 RK_PA6 3 &pcfg_pull_up_2ma>;
};
spi2m1_csn: spi2m1-csn {
rockchip,pins =
- <2 RK_PA7 3 &pcfg_pull_up_4ma>;
+ <2 RK_PA7 3 &pcfg_pull_up_2ma>;
};
spi2m1_miso_hs: spi2m1-miso-hs {
rockchip,pins =
- <2 RK_PA4 3 &pcfg_pull_up_8ma>;
+ <2 RK_PA4 3 &pcfg_pull_up_2ma>;
};
spi2m1_clk_hs: spi2m1-clk-hs {
rockchip,pins =
- <2 RK_PA5 3 &pcfg_pull_up_8ma>;
+ <2 RK_PA5 3 &pcfg_pull_up_2ma>;
};
spi2m1_mosi_hs: spi2m1-mosi-hs {
rockchip,pins =
- <2 RK_PA6 3 &pcfg_pull_up_8ma>;
+ <2 RK_PA6 3 &pcfg_pull_up_2ma>;
};
spi2m1_csn_hs: spi2m1-csn-hs {
rockchip,pins =
- <2 RK_PA7 3 &pcfg_pull_up_8ma>;
+ <2 RK_PA7 3 &pcfg_pull_up_2ma>;
};
};