diff options
| author | Finley Xiao <finley.xiao@rock-chips.com> | 2018-06-21 18:45:42 +0800 |
|---|---|---|
| committer | Tao Huang <huangtao@rock-chips.com> | 2018-06-25 09:34:41 +0800 |
| commit | ba98e189b68be0fe123deb04ebe669d3948f8f61 (patch) | |
| tree | 2b5cb726da33df13b7188373ad6eb522f661459c /arch/arm64/boot/dts/rockchip/px30.dtsi | |
| parent | 403e528a2230afe6e0c0b738ab74f35f2f55112c (diff) | |
arm64: dts: rockchip: px30: Change armclk rate to 600MHz
The initial voltage may be too low for 816MHz and it is enough for
600MHz. And as the alternate pll clock of armclk is created when
pmucru driver initialize, so move ARMCLK to pmucru node.
Change-Id: I1f443d55c74e5212a19e42e08b54ec946b4692d6
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Diffstat (limited to 'arch/arm64/boot/dts/rockchip/px30.dtsi')
| -rw-r--r-- | arch/arm64/boot/dts/rockchip/px30.dtsi | 20 |
1 files changed, 10 insertions, 10 deletions
diff --git a/arch/arm64/boot/dts/rockchip/px30.dtsi b/arch/arm64/boot/dts/rockchip/px30.dtsi index 3b64b9e8a202..049e344ec54d 100644 --- a/arch/arm64/boot/dts/rockchip/px30.dtsi +++ b/arch/arm64/boot/dts/rockchip/px30.dtsi @@ -989,8 +989,8 @@ #clock-cells = <1>; #reset-cells = <1>; - assigned-clocks = <&cru PLL_NPLL>, <&cru ARMCLK>; - assigned-clock-rates = <1188000000>, <816000000>; + assigned-clocks = <&cru PLL_NPLL>; + assigned-clock-rates = <1188000000>; }; cpu_boost: cpu-boost@ff2b8000 { @@ -1007,16 +1007,16 @@ assigned-clocks = <&pmucru PLL_GPLL>, <&pmucru PCLK_PMU_PRE>, - <&pmucru SCLK_WIFI_PMU>, <&cru ACLK_BUS_PRE>, - <&cru ACLK_PERI_PRE>, <&cru HCLK_BUS_PRE>, - <&cru HCLK_PERI_PRE>, <&cru PCLK_BUS_PRE>, - <&cru SCLK_GPU>; + <&pmucru SCLK_WIFI_PMU>, <&cru ARMCLK>, + <&cru ACLK_BUS_PRE>, <&cru ACLK_PERI_PRE>, + <&cru HCLK_BUS_PRE>, <&cru HCLK_PERI_PRE>, + <&cru PCLK_BUS_PRE>, <&cru SCLK_GPU>; assigned-clock-rates = <1200000000>, <100000000>, - <26000000>, <200000000>, - <200000000>, <150000000>, - <150000000>, <100000000>, - <200000000>; + <26000000>, <600000000>, + <200000000>, <200000000>, + <150000000>, <150000000>, + <100000000>, <200000000>; }; usb2phy_grf: syscon@ff2c0000 { |