summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/rockchip/px30.dtsi
diff options
context:
space:
mode:
authorBinyuan Lan <lby@rock-chips.com>2018-05-22 22:06:53 +0800
committerTao Huang <huangtao@rock-chips.com>2018-05-23 15:05:47 +0800
commit37e9548f04c5ff83e6d430cc7aacee1a25beeac4 (patch)
treea795c9bc3672825ac2097cef47216f5ef59f8655 /arch/arm64/boot/dts/rockchip/px30.dtsi
parent250569c9b4f175126e4b1ec7649d082c6646a4be (diff)
arm64: dts: rockchip: px30: add cpuinfo
Change-Id: Ib9819736fb67ca6f8de31c847f13c660f6bcba96 Signed-off-by: Binyuan Lan <lby@rock-chips.com>
Diffstat (limited to 'arch/arm64/boot/dts/rockchip/px30.dtsi')
-rw-r--r--arch/arm64/boot/dts/rockchip/px30.dtsi6
1 files changed, 6 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/rockchip/px30.dtsi b/arch/arm64/boot/dts/rockchip/px30.dtsi
index eacb03686522..76338ffcc6cf 100644
--- a/arch/arm64/boot/dts/rockchip/px30.dtsi
+++ b/arch/arm64/boot/dts/rockchip/px30.dtsi
@@ -203,6 +203,12 @@
interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
};
+ cpuinfo {
+ compatible = "rockchip,cpuinfo";
+ nvmem-cells = <&otp_id>;
+ nvmem-cell-names = "id";
+ };
+
display_subsystem: display-subsystem {
compatible = "rockchip,display-subsystem";
ports = <&vopb_out>, <&vopl_out>;