summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/rockchip/px30.dtsi
diff options
context:
space:
mode:
authorHuibin Hong <huibin.hong@rock-chips.com>2018-02-09 16:27:43 +0800
committerTao Huang <huangtao@rock-chips.com>2018-02-09 17:49:42 +0800
commit6716ded4596f9cd41292f0d0f9cdcaffb436614c (patch)
tree8adbe389bffe4454baa5d7990f7ef7b931d82d65 /arch/arm64/boot/dts/rockchip/px30.dtsi
parente868d4ecb9fb54ea602b090bdbd10d8fbb5ea53c (diff)
arm64: dts: rockchip: add spi1 cs1 for px30
Change-Id: I933b76ed4b312a713e390c130ef6b5c090e3779c Signed-off-by: Huibin Hong <huibin.hong@rock-chips.com>
Diffstat (limited to 'arch/arm64/boot/dts/rockchip/px30.dtsi')
-rw-r--r--arch/arm64/boot/dts/rockchip/px30.dtsi9
1 files changed, 7 insertions, 2 deletions
diff --git a/arch/arm64/boot/dts/rockchip/px30.dtsi b/arch/arm64/boot/dts/rockchip/px30.dtsi
index eff77e3531ae..47202fa47822 100644
--- a/arch/arm64/boot/dts/rockchip/px30.dtsi
+++ b/arch/arm64/boot/dts/rockchip/px30.dtsi
@@ -550,7 +550,7 @@
#dma-cells = <2>;
dma-names = "tx", "rx";
pinctrl-names = "default";
- pinctrl-0 = <&spi1_clk &spi1_csn &spi1_miso &spi1_mosi>;
+ pinctrl-0 = <&spi1_clk &spi1_csn0 &spi1_csn1 &spi1_miso &spi1_mosi>;
status = "disabled";
};
@@ -1770,11 +1770,16 @@
<3 RK_PB7 RK_FUNC_4 &pcfg_pull_up>;
};
- spi1_csn: spi1-csn {
+ spi1_csn0: spi1-csn0 {
rockchip,pins =
<3 RK_PB1 RK_FUNC_4 &pcfg_pull_up>;
};
+ spi1_csn1: spi1-csn1 {
+ rockchip,pins =
+ <3 RK_PB2 RK_FUNC_2 &pcfg_pull_up>;
+ };
+
spi1_miso: spi1-miso {
rockchip,pins =
<3 RK_PB6 RK_FUNC_4 &pcfg_pull_up>;