diff options
author | xuhuicong <xhc@rock-chips.com> | 2016-08-03 09:11:20 +0800 |
---|---|---|
committer | Huang, Tao <huangtao@rock-chips.com> | 2016-08-26 11:55:55 +0800 |
commit | 5f713d0f6012724872844b573d5580708ce7df91 (patch) | |
tree | 0a88a0a621652bf6945daf7443b23900570112d1 /Documentation | |
parent | 289e55a5336d50af23c73bcb29f2fad38bd86238 (diff) |
video: rockchip: dp: add cdn DP support for rk3399 with rk fb
Change-Id: Iaa36594e15d19e939f0929e2d6ee2ae99b6ce799
Signed-off-by: xuhuicong <xhc@rock-chips.com>
Diffstat (limited to 'Documentation')
-rw-r--r-- | Documentation/devicetree/bindings/video/rockchip_dp.txt | 50 |
1 files changed, 50 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/video/rockchip_dp.txt b/Documentation/devicetree/bindings/video/rockchip_dp.txt new file mode 100644 index 000000000000..52c079743e99 --- /dev/null +++ b/Documentation/devicetree/bindings/video/rockchip_dp.txt @@ -0,0 +1,50 @@ +Rockchip RK3399 specific extensions to the cdn Display Port with rkfb +================================ + +Required properties: +- compatible: must be "rockchip,rk3399-cdn-dp-fb" + +- reg: physical base address of the controller and length + +- clocks: from common clock binding: handle to dp clock. + +- clock-names: from common clock binding: + Required elements: "core-clk" "pclk" "spdif" + +- resets : a list of phandle + reset specifier pairs +- reset-names : string reset name, must be: + "spdif" +- power-domains : power-domain property defined with a phandle + to respective power domain. +- assigned-clocks: main clock, should be <&cru SCLK_DP_CORE> +- assigned-clock-rates : the DP core clk frequency, shall be: 100000000 + +- rockchip,grf: this soc should set GRF regs, so need get grf here. + +- phys: from general PHY binding: the phandle for the PHY device. + +- extcon: extcon specifier for the Power Delivery + +- #sound-dai-cells = it must be 1 if your system is using 2 DAIs: I2S, SPDIF + +------------------------------------------------------------------------------- + +Example: + cdn_dp_fb: dp-fb@fec00000 { + compatible = "rockchip,rk3399-cdn-dp-fb"; + reg = <0x0 0xfec00000 0x0 0x100000>; + interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&cru SCLK_DP_CORE>, <&cru PCLK_DP_CTRL>, + <&cru SCLK_SPDIF_REC_DPTX>; + clock-names = "core-clk", "pclk", "spdif"; + assigned-clocks = <&cru SCLK_DP_CORE>; + assigned-clock-rates = <100000000>; + power-domains = <&power RK3399_PD_HDCP>; + phys = <&tcphy0 0>, <&tcphy1 0>; + resets = <&cru SRST_DPTX_SPDIF_REC>; + reset-names = "spdif"; + rockchip,grf = <&grf>; + #address-cells = <1>; + #size-cells = <0>; + #sound-dai-cells = <1>; + }; |