summaryrefslogtreecommitdiff
path: root/board/ep82xxm/ep82xxm.c
blob: fe3f78e7380b270793260cac24301f98f3ba49f7 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
/*
 * Copyright (C) 2006 Embedded Planet, LLC.
 *
 * Support for Embedded Planet EP82xxM boards.
 * Tested on EP82xxM (MPC8270).
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */

#include <common.h>
#include <mpc8260.h>
#include <ioports.h>
#include <asm/m8260_pci.h>
#ifdef CONFIG_PCI
#include <pci.h>
#endif
#include <miiphy.h>

/*
 * I/O Port configuration table
 *
 * if conf is 1, then that port pin will be configured at boot time
 * according to the five values podr/pdir/ppar/psor/pdat for that entry
 */

#define CFG_FCC2 1
#define CFG_FCC3 1

const iop_conf_t iop_conf_tab[4][32] = {

    /* Port A */
    {	/*	     conf      ppar psor pdir podr pdat */
	/* PA31 */ { 0,          0,   0,   0,   0,   1 }, /* PA31	     */
	/* PA30 */ { 0,          0,   0,   0,   0,   1 }, /* PA30	     */
	/* PA29 */ { 0,          0,   0,   0,   0,   1 }, /* PA29	     */
	/* PA28 */ { 0,          0,   0,   0,   0,   1 }, /* PA28	     */
	/* PA27 */ { 0,          0,   0,   0,   0,   1 }, /* PA27	     */
	/* PA26 */ { 0,          0,   0,   0,   0,   1 }, /* PA26	     */
	/* PA25 */ { 0,          0,   0,   0,   0,   1 }, /* PA25            */
	/* PA24 */ { 0,          0,   0,   0,   0,   1 }, /* PA24            */
	/* PA23 */ { 0,          0,   0,   0,   0,   1 }, /* PA23            */
	/* PA22 */ { 0,          0,   0,   0,   0,   0 }, /* PA22            */
	/* PA21 */ { 0,          0,   0,   0,   0,   1 }, /* PA21	     */
	/* PA20 */ { 0,          0,   0,   0,   0,   1 }, /* PA20 	     */
	/* PA19 */ { 0,          0,   0,   0,   0,   1 }, /* PA19	     */
	/* PA18 */ { 0,          0,   0,   0,   0,   1 }, /* PA18	     */
	/* PA17 */ { 0,          0,   0,   0,   0,   1 }, /* PA17  	     */
	/* PA16 */ { 0,          0,   0,   0,   0,   1 }, /* PA16	     */
	/* PA15 */ { 0,          0,   0,   0,   0,   1 }, /* PA15	     */
	/* PA14 */ { 0,          0,   0,   0,   0,   1 }, /* PA14	     */
	/* PA13 */ { 0,          0,   0,   0,   0,   1 }, /* PA13            */
	/* PA12 */ { 0,          0,   0,   0,   0,   1 }, /* PA12            */
	/* PA11 */ { 0,          0,   0,   0,   0,   1 }, /* PA11            */
	/* PA10 */ { 0,          0,   0,   0,   0,   1 }, /* PA10            */
	/* PA9  */ { 1,          1,   0,   1,   0,   1 }, /* SMC2 TxD        */
	/* PA8  */ { 1,          1,   0,   0,   0,   1 }, /* SMC2 RxD        */
	/* PA7  */ { 0,          0,   0,   0,   0,   1 }, /* PA7             */
	/* PA6  */ { 0,          0,   0,   0,   0,   1 }, /* PA6             */
	/* PA5  */ { 0,          0,   0,   0,   0,   1 }, /* PA5             */
	/* PA4  */ { 0,          0,   0,   0,   0,   1 }, /* PA4             */
	/* PA3  */ { 0,          0,   0,   0,   0,   1 }, /* PA3             */
	/* PA2  */ { 0,          0,   0,   0,   0,   1 }, /* PA2             */
	/* PA1  */ { 0,          0,   0,   0,   0,   1 }, /* PA1             */
	/* PA0  */ { 0,          0,   0,   0,   0,   1 }  /* PA0             */
    },

    /* Port B */
    {   /*	     conf       ppar psor pdir podr pdat */
	/* PB31 */ { CFG_FCC2,   1,   0,   1,   0,   0 }, /* FCC2 MII TX_ER  */
	/* PB30 */ { CFG_FCC2,   1,   0,   0,   0,   0 }, /* FCC2 MII RX_DV  */
	/* PB29 */ { CFG_FCC2,   1,   1,   1,   0,   0 }, /* FCC2 MII TX_EN  */
	/* PB28 */ { CFG_FCC2,   1,   0,   0,   0,   0 }, /* FCC2 MII RX_ER  */
	/* PB27 */ { CFG_FCC2,   1,   0,   0,   0,   0 }, /* FCC2 MII COL    */
	/* PB26 */ { CFG_FCC2,   1,   0,   0,   0,   0 }, /* FCC2 MII CRS    */
	/* PB25 */ { CFG_FCC2,   1,   0,   1,   0,   0 }, /* FCC2 MII TxD[3] */
	/* PB24 */ { CFG_FCC2,   1,   0,   1,   0,   0 }, /* FCC2 MII TxD[2] */
	/* PB23 */ { CFG_FCC2,   1,   0,   1,   0,   0 }, /* FCC2 MII TxD[1] */
	/* PB22 */ { CFG_FCC2,   1,   0,   1,   0,   0 }, /* FCC2 MII TxD[0] */
	/* PB21 */ { CFG_FCC2,   1,   0,   0,   0,   0 }, /* FCC2 MII RxD[0] */
	/* PB20 */ { CFG_FCC2,   1,   0,   0,   0,   0 }, /* FCC2 MII RxD[1] */
	/* PB19 */ { CFG_FCC2,   1,   0,   0,   0,   0 }, /* FCC2 MII RxD[2] */
	/* PB18 */ { CFG_FCC2,   1,   0,   0,   0,   0 }, /* FCC2 MII RxD[3] */
	/* PB17 */ { CFG_FCC3,   1,   0,   0,   0,   0 }, /* FCC3:RX_DIV     */
	/* PB16 */ { CFG_FCC3,   1,   0,   0,   0,   0 }, /* FCC3:RX_ERR     */
	/* PB15 */ { CFG_FCC3,   1,   0,   1,   0,   0 }, /* FCC3:TX_ERR     */
	/* PB14 */ { CFG_FCC3,   1,   0,   1,   0,   0 }, /* FCC3:TX_EN      */
	/* PB13 */ { CFG_FCC3,   1,   0,   0,   0,   0 }, /* FCC3:COL	     */
	/* PB12 */ { CFG_FCC3,   1,   0,   0,   0,   0 }, /* FCC3:CRS        */
	/* PB11 */ { CFG_FCC3,   1,   0,   0,   0,   0 }, /* FCC3:RXD        */
	/* PB10 */ { CFG_FCC3,   1,   0,   0,   0,   0 }, /* FCC3:RXD        */
	/* PB9  */ { CFG_FCC3,   1,   0,   0,   0,   0 }, /* FCC3:RXD        */
	/* PB8  */ { CFG_FCC3,   1,   0,   0,   0,   0 }, /* FCC3:RXD        */
	/* PB7  */ { 0,		 0,   0,   0,   0,   0 }, /* PB7             */
	/* PB6  */ { CFG_FCC3,   1,   0,   1,   0,   0 }, /* FCC3:TXD        */
	/* PB5  */ { CFG_FCC3,   1,   0,   1,   0,   0 }, /* FCC3:TXD        */
	/* PB4  */ { CFG_FCC3,   1,   0,   1,   0,   0 }, /* FCC3:TXD        */
	/* PB3  */ { 0,        	 0,   0,   0,   0,   0 }, /* non-existent    */
	/* PB2  */ { 0,          0,   0,   0,   0,   0 }, /* non-existent    */
	/* PB1  */ { 0,          0,   0,   0,   0,   0 }, /* non-existent    */
	/* PB0  */ { 0,          0,   0,   0,   0,   0 }  /* non-existent    */
    },

    /* Port C */
    {   /*	     conf	ppar psor pdir podr pdat */
	/* PC31 */ { 0,          0,   0,   0,   0,   0 }, /* PC31            */
	/* PC30 */ { 0,          0,   0,   0,   0,   0 }, /* PC30            */
	/* PC29 */ { 1,          1,   1,   0,   0,   0 }, /* SCC1 CTS#       */
	/* PC28 */ { 0,          0,   0,   0,   0,   0 }, /* PC28            */
	/* PC27 */ { CFG_FCC3,   1,   0,   1,   0,   0 }, /* FCC3: TXD[0]    */
	/* PC26 */ { 0,          0,   0,   0,   0,   0 }, /* PC26            */
	/* PC25 */ { 0,          0,   0,   0,   0,   0 }, /* PC25            */
	/* PC24 */ { 0,          0,   0,   0,   0,   0 }, /* PC24            */
	/* PC23 */ { 0,          0,   0,   0,   0,   0 }, /* PC23            */
	/* PC22 */ { 0,  	 0,   0,   0,   0,   0 }, /* PC22	     */
	/* PC21 */ { 0,   	 0,   0,   0,   0,   0 }, /* PC21	     */
	/* PC20 */ { 0,          0,   0,   0,   0,   0 }, /* PC20            */
	/* PC19 */ { CFG_FCC2,   1,   0,   0,   0,   0 }, /* RxClk (CLK13)   */
	/* PC18 */ { CFG_FCC2,   1,   0,   0,   0,   0 }, /* TxClk (CLK14)   */
	/* PC17 */ { CFG_FCC3,   1,   0,   0,   0,   0 }, /* RxClk (CLK15)   */
	/* PC16 */ { CFG_FCC3,   1,   0,   0,   0,   0 }, /* TxClk (CLK16)   */
	/* PC15 */ { 0,          0,   0,   0,   0,   0 }, /* PC15            */
	/* PC14 */ { 1,          1,   0,   0,   0,   0 }, /* SCC1 CD#        */
	/* PC13 */ { 1,          1,   0,   0,   0,   0 }, /* SCC2 CTS#       */
	/* PC12 */ { 1,          1,   0,   0,   0,   0 }, /* SCC2 CD#        */
	/* PC11 */ { 0,          0,   0,   0,   0,   0 }, /* PC11            */
	/* PC10 */ { 1,          1,   0,   0,   0,   0 }, /* SCC3 CD#        */
	/* PC9  */ { 0,          0,   0,   0,   0,   0 }, /* PC9             */
	/* PC8  */ { 1,          1,   1,   0,   0,   0 }, /* SCC3 CTS#       */
	/* PC7  */ { 0,          0,   0,   0,   0,   0 }, /* PC7             */
	/* PC6  */ { 0,          0,   0,   0,   0,   0 }, /* PC6             */
	/* PC5  */ { 0,          0,   0,   0,   0,   0 }, /* PC5             */
	/* PC4  */ { 0,          0,   0,   0,   0,   0 }, /* PC4             */
	/* PC3  */ { 0,          0,   0,   0,   0,   0 }, /* PC3             */
	/* PC2  */ { 0,          0,   0,   0,   0,   0 }, /* PC2             */
	/* PC1  */ { 0,          0,   0,   0,   0,   0 }, /* PC1             */
	/* PC0  */ { 0,          0,   0,   0,   0,   0 }, /* PC0             */
    },

    /* Port D */
    {   /*	     conf      ppar psor pdir podr pdat */
	/* PD31 */ { 1,          1,   0,   0,   0,   0 }, /* SCC1 RXD        */
	/* PD30 */ { 1,          1,   1,   1,   0,   1 }, /* SCC1 TXD        */
	/* PD29 */ { 1,          1,   0,   1,   0,   0 }, /* SCC1 RTS#       */
	/* PD28 */ { 1,          1,   0,   0,   0,   0 }, /* SCC2 RXD        */
	/* PD27 */ { 1,          1,   0,   1,   0,   0 }, /* SCC2 TXD        */
	/* PD26 */ { 1,          1,   0,   1,   0,   0 }, /* SCC2 RTS#       */
	/* PD25 */ { 1,          1,   0,   0,   0,   0 }, /* SCC3 RXD        */
	/* PD24 */ { 1,          1,   0,   1,   0,   0 }, /* SCC3 TXD        */
	/* PD23 */ { 1,          1,   0,   1,   0,   0 }, /* SCC3 RTS#       */
	/* PD22 */ { 0,          0,   0,   0,   0,   1 }, /* PD22            */
	/* PD21 */ { 0,          0,   0,   0,   0,   1 }, /* PD21            */
	/* PD20 */ { 0,          0,   0,   0,   0,   1 }, /* PD20            */
	/* PD19 */ { 0,          0,   0,   0,   0,   1 }, /* PD19            */
	/* PD18 */ { 0,          0,   0,   0,   0,   1 }, /* PD18            */
	/* PD17 */ { 0,          0,   0,   0,   0,   1 }, /* PD17            */
	/* PD16 */ { 0,          0,   0,   0,   0,   1 }, /* PD16            */
	/* PD15 */ { 1,          1,   1,   0,   1,   1 }, /* I2C SDA         */
	/* PD14 */ { 1,          1,   1,   0,   1,   1 }, /* I2C SCL         */
	/* PD13 */ { 0,          0,   0,   0,   0,   1 }, /* PD13            */
	/* PD12 */ { 0,          0,   0,   0,   0,   1 }, /* PD12            */
	/* PD11 */ { 0,          0,   0,   0,   0,   1 }, /* PD11            */
	/* PD10 */ { 0,          0,   0,   0,   0,   1 }, /* PD10            */
	/* PD9  */ { 1,          1,   0,   1,   0,   1 }, /* SMC1 TxD        */
	/* PD8  */ { 1,          1,   0,   0,   0,   1 }, /* SMC1 RxD        */
	/* PD7  */ { 1,          1,   0,   0,   0,   1 }, /* SMC1 SMSYN      */
	/* PD6  */ { 0,          0,   0,   0,   0,   1 }, /* PD6             */
	/* PD5  */ { 0,          0,   0,   0,   0,   1 }, /* PD5             */
	/* PD4  */ { 0,          0,   0,   0,   0,   1 }, /* PD4             */
	/* PD3  */ { 0,          0,   0,   0,   0,   0 }, /* non-existent    */
	/* PD2  */ { 0,          0,   0,   0,   0,   0 }, /* non-existent    */
	/* PD1  */ { 0,          0,   0,   0,   0,   0 }, /* non-existent    */
	/* PD0  */ { 0,          0,   0,   0,   0,   0 }  /* non-existent    */
    }
};

#ifdef CONFIG_PCI
typedef struct pci_ic_s {
	unsigned long pci_int_stat;
	unsigned long pci_int_mask;
}pci_ic_t;
#endif

int board_early_init_f (void)
{
	vu_char *bcsr = (vu_char *)CFG_BCSR;

	bcsr[4] |= 0x30; /* Turn the LEDs off */

#if defined(CONFIG_CONS_ON_SMC) || defined(CONFIG_KGDB_ON_SMC)
	bcsr[6] |= 0x10;
#endif
#if defined(CONFIG_CONS_ON_SCC) || defined(CONFIG_KGDB_ON_SCC)
	bcsr[7] |= 0x10;
#endif

#if CFG_FCC3
	bcsr[8] |= 0xC0;
#endif /* CFG_FCC3 */
#if CFG_FCC2
	bcsr[8] |= 0x30;
#endif /* CFG_FCC2 */

	return 0;
}

long int initdram(int board_type)
{
	/* Size in MB of SDRAM populated on board*/
	long int msize = 256;

#ifndef CFG_RAMBOOT
	volatile immap_t *immap = (immap_t *)CFG_IMMR;
	volatile memctl8260_t *memctl = &immap->im_memctl;
	uint psdmr = CFG_PSDMR;
	int i;

	unsigned char           ramtmp;
    	unsigned char           *ramptr1 = (unsigned char *)0x00000110;

	memctl->memc_mptpr = CFG_MPTPR;

udelay(400);

	/* Initialise 60x bus SDRAM */
	memctl->memc_psrt = CFG_PSRT;
	memctl->memc_or1  = CFG_SDRAM_OR;
	memctl->memc_br1  = CFG_SDRAM_BR;
	memctl->memc_psdmr = psdmr;

udelay(400);

	memctl->memc_psdmr = psdmr | PSDMR_OP_PREA; /* Precharge all banks */
	ramtmp = *ramptr1;
	memctl->memc_psdmr = psdmr | PSDMR_OP_CBRR; /* CBR refresh */
	for (i = 0; i < 8; i++) {
		memctl->memc_psdmr = psdmr | PSDMR_OP_CBRR; /* CBR refresh */
	}
	ramtmp = *ramptr1;
	memctl->memc_psdmr = psdmr | PSDMR_OP_MRW;  /* Mode Register write */
	*ramptr1  = 0xFF;
	memctl->memc_psdmr = psdmr | PSDMR_RFEN;    /* Refresh enable */
#endif /* !CFG_RAMBOOT */

	/* Return total 60x bus SDRAM size */
	return msize * 1024 * 1024;
}

int checkboard(void)
{
	vu_char *bcsr = (vu_char *)CFG_BCSR;

	puts("Board: ");
	switch (bcsr[0]) {
	case 0x0A:
		printf("EP82xxM 1.0 CPLD revision %d\n", bcsr[1]);
		break;
	default:
		printf("unknown: ID=%02X\n", bcsr[0]);
	}

	return 0;
}

#ifdef CONFIG_PCI
struct pci_controller hose;

extern void pci_mpc8250_init(struct pci_controller *);

void pci_init_board(void)
{
	pci_mpc8250_init(&hose);
}
#endif