summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/vf500.dtsi
blob: 1dbf8d2d1ddf50e034b337a64b6f74b4f868fd55 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
/*
 * Copyright 2013 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

#include "skeleton.dtsi"
#include "vfxxx.dtsi"
#include <dt-bindings/interrupt-controller/arm-gic.h>

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		a5_cpu: cpu@0 {
			compatible = "arm,cortex-a5";
			device_type = "cpu";
			reg = <0x0>;
		};
	};

	soc {
		interrupt-parent = <&intc>;

		aips-bus@40000000 {

			intc: interrupt-controller@40002000 {
				compatible = "arm,cortex-a9-gic";
				#interrupt-cells = <3>;
				interrupt-controller;
				reg = <0x40003000 0x1000>,
				      <0x40002100 0x100>;
			};

			global_timer: timer@40002200 {
				compatible = "arm,cortex-a9-global-timer";
				reg = <0x40002200 0x20>;
				interrupts = <GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&clks VF610_CLK_PLATFORM_BUS>;
			};
		};
	};
};

&adc0 {
	interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>;
};

&adc1 {
	interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>;
};

&can0 {
	interrupts = <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>;
};

&can1 {
	interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>;
};

&dspi0 {
	interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
};

&edma0 {
	interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
	interrupt-names = "edma-tx", "edma-err";
};

&edma1 {
	interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
	interrupt-names = "edma-tx", "edma-err";
};

&esdhc1 {
	interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
};

&fec0 {
	interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>;
};

&fec1 {
	interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
};

&ftm {
	interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;
};

&gpio0 {
	interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;
};

&gpio1 {
	interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
};

&gpio2 {
	interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>;
};

&gpio3 {
	interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;
};

&gpio4 {
	interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
};

&i2c0 {
	interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
};

&pit {
	interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
};

&qspi0 {
	interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
};

&sai2 {
	interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
};

&snvsrtc {
	interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>;
};

&src {
	interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
};

&uart0 {
	interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;
};

&uart1 {
	interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
};

&uart2 {
	interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
};

&uart3 {
	interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
};

&uart4 {
	interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
};

&uart5 {
	interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;
};

&usbdev0 {
	interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;
};

&usbh1 {
	interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>;
};

&usbphy0 {
	interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
};

&usbphy1 {
	interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>;
};

&wdoga5 {
	interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
	status = "okay";
};