| Age | Commit message (Collapse) | Author |
|---|
|
The Allwinner BSP kernel (and the derived kernel trees
from the Sunxi community) depend on some functionality provided
by ATF and the ARISC firmware. In fact Allwinners ATF does not
provide that functionality directly, but forwards requests
to the ARISC firmware.
This patch adds an emulation service, which brings the necessary
functionality to the ATF (i.e. no ARISC firmware needed).
The functionality includes:
* DVFS (tested for frequencies in the range of 480-1152 MHz).
* Access to AXP registers.
* Safe returns for other required SMCs.
This patch has been tested with a Linux 3.10 sunxi kernel.
Signed-off-by: Christoph Muellner <christoph.muellner@theobroma-systems.com>
|
|
This patch refactors the PMIC code and moves the RSB related code
into its own module. This allows other code to access RSB devices
as well and make the code more readable.
Signed-off-by: Christoph Muellner <christoph.muellner@theobroma-systems.com>
|
|
Allwinner provided code for setting up the pinmux configuration.
Only that this code has no user, so we can completely remove it.
|
|
Different ways of booting set up the clocks differently, so lets
initialize the basic clocks here to be on the same page.
|
|
Most boards featuring the Allwinner A64 SoC also use an AXP 803 power
management IC (PMIC) to set and switch voltages.
Add code to initialize Allwinner's RSB bus, which is used to talk to the
PMIC more easily and faster than I2C.
Then do the necessary setup, which in our case consists of enabling the
DC1SW port, which powers USB and the Ethernet PHY and setting the DCDC1
voltage to 3.3V (instead of the default 3.0V).
Also export the PMIC access function to be callable from the PSCI code.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
RAM_LOCATION_ID and friends are not used, so just remove them.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
Allwinner provided some vendor specific services handled by ATF, which
we no longer need. Also they were placed in the wrong ID range (generic
ARM services) and not in the vendor specific area.
The main service that gets lost is the transfer to AArch64 EL2, which
we can easily do ourselves using the RMR register.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
Without the arisc we don't need client side mailboxes and SCPI support,
so remove the code for that.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
We no longer need and want the arisc, so remove all code that was
associated with it.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
The Allwinner code defined a platform specific GIC setup. However
we don't need secure IRQs or a special setup, so we can easily go with
the default ARM GIC setup provided by the driver.
Remove the unneeded code file, associated calls and code lines.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
No need to compile those code in.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
The Pine64 Wiki[1] links to a BSP tarball, among other things
containing a dump of an ARM Trusted Firmware source tree with
Allwinner changes on top.
Since the tarball does not contain any version history information
about the changes, this commit is just the diff between the ATF 1.0
release and the files from the Allwinner provided tarball.
The executable flag from many source has been removed.
[1] http://wiki.pine64.org/index.php/Pine_A64_Software_Release#Linux_BSP_Related
|
