summaryrefslogtreecommitdiff
path: root/test/CodeGen/X86/2008-02-14-BitMiscompile.ll
blob: d3fa16a074769e1faccb2f7b2fe6ed7ad8dc6b90 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=i386-unknown-unknown | FileCheck %s

define i32 @test(i1 %A) {
; CHECK-LABEL: test:
; CHECK:       # %bb.0:
; CHECK-NEXT:    movzbl {{[0-9]+}}(%esp), %eax
; CHECK-NEXT:    andl $1, %eax
; CHECK-NEXT:    negl %eax
; CHECK-NEXT:    movzbl %al, %eax
; CHECK-NEXT:    retl
  %B = zext i1 %A to i32
  %C = sub i32 0, %B
  %D = and i32 %C, 255
  ret i32 %D
}