summaryrefslogtreecommitdiff
path: root/test/CodeGen/Thumb2/thumb2-rsb.ll
blob: 1c5acadcf40ed16b49030c8ad58f2d0706c7d655 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
; RUN: llc -mtriple=thumb-eabi -mcpu=arm1156t2-s -mattr=+thumb2 %s -o - | FileCheck %s

define i32 @f1(i32 %a, i32 %b) {
    %tmp = shl i32 %b, 5
    %tmp1 = sub i32 %tmp, %a
    ret i32 %tmp1
}
; CHECK-LABEL: f1:
; CHECK: 	rsb	r0, r0, r1, lsl #5

define i32 @f2(i32 %a, i32 %b) {
    %tmp = lshr i32 %b, 6
    %tmp1 = sub i32 %tmp, %a
    ret i32 %tmp1
}
; CHECK-LABEL: f2:
; CHECK: 	rsb	r0, r0, r1, lsr #6

define i32 @f3(i32 %a, i32 %b) {
    %tmp = ashr i32 %b, 7
    %tmp1 = sub i32 %tmp, %a
    ret i32 %tmp1
}
; CHECK-LABEL: f3:
; CHECK: 	rsb	r0, r0, r1, asr #7

define i32 @f4(i32 %a, i32 %b) {
    %l8 = shl i32 %a, 24
    %r8 = lshr i32 %a, 8
    %tmp = or i32 %l8, %r8
    %tmp1 = sub i32 %tmp, %a
    ret i32 %tmp1
}
; CHECK-LABEL: f4:
; CHECK: 	rsb	r0, r0, r0, ror #8