summaryrefslogtreecommitdiff
path: root/test/CodeGen/Thumb/pr35836_2.ll
blob: af115e8ce21a3bfcee7881ced37dd5a15fe525df (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
; RUN: llc < %s | FileCheck %s

target datalayout = "e-m:e-p:64:64-i128:64-v128:64:128-a:0:64-n64-S64"
target triple = "thumbv6---gnueabi"

; Function Attrs: norecurse nounwind readonly
define i128 @a(i64* nocapture readonly %z) local_unnamed_addr #0 {
entry:
  %0 = load i64, i64* %z, align 4
  %conv.i = zext i64 %0 to i128
  %arrayidx1 = getelementptr inbounds i64, i64* %z, i64 2
  %1 = load i64, i64* %arrayidx1, align 4
  %conv.i38 = zext i64 %1 to i128
  %shl.i39 = shl nuw i128 %conv.i38, 64
  %or = or i128 %shl.i39, %conv.i
  %arrayidx3 = getelementptr inbounds i64, i64* %z, i64 1
  %2 = load i64, i64* %arrayidx3, align 4
  %conv.i37 = zext i64 %2 to i128
  %arrayidx5 = getelementptr inbounds i64, i64* %z, i64 3
  %3 = load i64, i64* %arrayidx5, align 4
  %conv.i35 = zext i64 %3 to i128
  %shl.i36 = shl nuw i128 %conv.i35, 64
  %or7 = or i128 %shl.i36, %conv.i37
  %arrayidx10 = getelementptr inbounds i64, i64* %z, i64 4
  %4 = load i64, i64* %arrayidx10, align 4
  %conv.i64 = zext i64 %4 to i128
  %shl.i33 = shl nuw i128 %conv.i64, 64
  %or12 = or i128 %shl.i33, %conv.i
  %arrayidx15 = getelementptr inbounds i64, i64* %z, i64 5
  %5 = load i64, i64* %arrayidx15, align 4
  %conv.i30 = zext i64 %5 to i128
  %shl.i = shl nuw i128 %conv.i30, 64
  %or17 = or i128 %shl.i, %conv.i37
  %add = add i128 %or7, %or
  %add18 = add i128 %or17, %or12
  %mul = mul i128 %add18, %add
  ret i128 %mul
}
; CHECK: adds	r4, r2, r7
; CHECK: mov	r4, r1
; CHECK: adcs	r4, r6
; CHECK: ldr	r4, [sp, #20]           @ 4-byte Reload
; CHECK: adcs	r5, r4
; CHECK: ldr	r4, [sp, #24]           @ 4-byte Reload
; CHECK: adcs	r3, r4
; CHECK: adds	r4, r2, r7
; CHECK: adcs	r1, r6
; CHECK: mov	r2, sp
; CHECK: str	r4, [r2]
; CHECK: str	r1, [r2, #4]
; CHECK: ldr	r6, [r0, #16]
; CHECK: ldr	r7, [r0, #24]
; CHECK: adcs	r7, r6
; CHECK: str	r7, [r2, #8]
; CHECK: ldr	r6, [r0, #20]
; CHECK: ldr	r0, [r0, #28]
; CHECK: adcs	r0, r6