summaryrefslogtreecommitdiff
path: root/test/CodeGen/Thumb/machine-cse-physreg.mir
blob: 0e7bb6f63aba7b6ad4da4b553de71c06881dab03 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
# RUN: llc -mtriple thumbv5e -run-pass=machine-cse -o - %s | FileCheck %s

# This is a contrived example made to expose a bug in
# MachineCSE, see PR32538.

# MachineCSE must not remove this def of %cpsr:
# CHECK-LABEL: bb.1:
# CHECK: , %cpsr = tLSLri

...
---
name:            spam
registers:
  - { id: 0, class: tgpr }
  - { id: 1, class: tgpr }
  - { id: 2, class: tgpr }
  - { id: 3, class: tgpr }
liveins:
  - { reg: '%r0', virtual-reg: '%0' }
body:             |
  bb.0:
    liveins: %r0
    %0 = COPY %r0
    %1, %cpsr = tLSLri %0, 2, 14, %noreg
    tCMPi8 %0, 5, 14, %noreg, implicit-def %cpsr
    tBcc %bb.8, 8, %cpsr

  bb.1:
    %2, %cpsr = tLSLri %0, 2, 14, %noreg

  bb.8:
    liveins: %cpsr
    %3 = COPY %cpsr
    tSTRi killed %3, %0, 0, 14, %noreg
...