1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu -O2 \
; RUN: -ppc-gpr-icmps=all -ppc-asm-full-reg-names -mcpu=pwr8 < %s | FileCheck %s \
; RUN: --implicit-check-not cmpw --implicit-check-not cmpd --implicit-check-not cmpl
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu -O2 \
; RUN: -ppc-gpr-icmps=all -ppc-asm-full-reg-names -mcpu=pwr8 < %s | FileCheck %s \
; RUN: --implicit-check-not cmpw --implicit-check-not cmpd --implicit-check-not cmpl
@glob = common local_unnamed_addr global i64 0, align 8
; Function Attrs: norecurse nounwind readnone
define signext i32 @test_igtsll(i64 %a, i64 %b) {
; CHECK-LABEL: test_igtsll:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: sradi [[REG1:r[0-9]+]], r4, 63
; CHECK-NEXT: rldicl [[REG2:r[0-9]+]], r3, 1, 63
; CHECK-NEXT: subfc [[REG3:r[0-9]+]], r3, r4
; CHECK-NEXT: adde [[REG4:r[0-9]+]], [[REG2]], [[REG1]]
; CHECK-NEXT: xori r3, [[REG4]], 1
; CHECK-NEXT: blr
entry:
%cmp = icmp sgt i64 %a, %b
%conv = zext i1 %cmp to i32
ret i32 %conv
}
; Function Attrs: norecurse nounwind readnone
define signext i32 @test_igtsll_sext(i64 %a, i64 %b) {
; CHECK-LABEL: test_igtsll_sext:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: sradi [[REG1:r[0-9]+]], r4, 63
; CHECK-NEXT: rldicl [[REG2:r[0-9]+]], r3, 1, 63
; CHECK-NEXT: subfc [[REG3:r[0-9]+]], r3, r4
; CHECK-NEXT: adde [[REG4:r[0-9]+]], [[REG2]], [[REG1]]
; CHECK-NEXT: xori [[REG5:r[0-9]+]], [[REG4]], 1
; CHECK-NEXT: neg r3, [[REG5]]
; CHECK-NEXT: blr
entry:
%cmp = icmp sgt i64 %a, %b
%sub = sext i1 %cmp to i32
ret i32 %sub
}
; FIXME
; Function Attrs: norecurse nounwind readnone
define signext i32 @test_igtsll_z(i64 %a) {
; CHECK-LABEL: test_igtsll_z:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: addi r4, r3, -1
; CHECK-NEXT: nor r3, r4, r3
; CHECK-NEXT: rldicl r3, r3, 1, 63
; CHECK-NEXT: blr
entry:
%cmp = icmp sgt i64 %a, 0
%conv = zext i1 %cmp to i32
ret i32 %conv
}
; Function Attrs: norecurse nounwind readnone
define signext i32 @test_igtsll_sext_z(i64 %a) {
; CHECK-LABEL: test_igtsll_sext_z:
; CHECK: addi [[REG1:r[0-9]+]], r3, -1
; CHECK-NEXT: nor [[REG2:r[0-9]+]], [[REG1]], r3
; CHECK-NEXT: sradi r3, [[REG2]], 63
entry:
%cmp = icmp sgt i64 %a, 0
%sub = sext i1 %cmp to i32
ret i32 %sub
}
; Function Attrs: norecurse nounwind
define void @test_igtsll_store(i64 %a, i64 %b) {
; CHECK-LABEL: test_igtsll_store:
; CHECK: # %bb.0: # %entry
; CHECK: sradi [[REG1:r[0-9]+]], r4, 63
; CHECK: rldicl [[REG2:r[0-9]+]], r3, 1, 63
; CHECK-DIAG: subfc [[REG3:r[0-9]+]], r3, r4
; CHECK: adde [[REG4:r[0-9]+]], [[REG2]], [[REG1]]
; CHECK: xori [[REG5:r[0-9]+]], [[REG4]], 1
; CHECK-NOT: neg
entry:
%cmp = icmp sgt i64 %a, %b
%conv1 = zext i1 %cmp to i64
store i64 %conv1, i64* @glob, align 8
ret void
}
; Function Attrs: norecurse nounwind
define void @test_igtsll_sext_store(i64 %a, i64 %b) {
; CHECK-LABEL: test_igtsll_sext_store:
; CHECK: # %bb.0: # %entry
; CHECK: sradi [[REG1:r[0-9]+]], r4, 63
; CHECK: rldicl [[REG2:r[0-9]+]], r3, 1, 63
; CHECK-DIAG: subfc [[REG3:r[0-9]+]], r3, r4
; CHECK: adde [[REG4:r[0-9]+]], [[REG2]], [[REG1]]
; CHECK: xori [[REG5:r[0-9]+]], [[REG4]], 1
; CHECK: neg {{r[0-9]+}}, [[REG5]]
entry:
%cmp = icmp sgt i64 %a, %b
%conv1 = sext i1 %cmp to i64
store i64 %conv1, i64* @glob, align 8
ret void
}
; FIXME
; Function Attrs: norecurse nounwind
define void @test_igtsll_z_store(i64 %a) {
; CHECK-LABEL: test_igtsll_z_store:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: addis r4, r2, .LC0@toc@ha
; CHECK-NEXT: addi r5, r3, -1
; CHECK-NEXT: ld r4, .LC0@toc@l(r4)
; CHECK-NEXT: nor r3, r5, r3
; CHECK-NEXT: rldicl r3, r3, 1, 63
; CHECK-NEXT: std r3, 0(r4)
; CHECK-NEXT: blr
entry:
%cmp = icmp sgt i64 %a, 0
%conv1 = zext i1 %cmp to i64
store i64 %conv1, i64* @glob, align 8
ret void
}
; Function Attrs: norecurse nounwind
define void @test_igtsll_sext_z_store(i64 %a) {
; CHECK-LABEL: test_igtsll_sext_z_store:
; CHECK: addi [[REG1:r[0-9]+]], r3, -1
; CHECK: nor [[REG2:r[0-9]+]], [[REG1]], r3
; CHECK: sradi [[REG3:r[0-9]+]], [[REG2]], 63
entry:
%cmp = icmp sgt i64 %a, 0
%conv1 = sext i1 %cmp to i64
store i64 %conv1, i64* @glob, align 8
ret void
}
|
