summaryrefslogtreecommitdiff
path: root/test/CodeGen/PowerPC/store-update.ll
blob: 80a234e9426933b9ac21c74e2c42cc7ea2b8294e (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
; RUN: llc -verify-machineinstrs < %s | FileCheck %s

target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f128:128:128-v128:128:128-n32:64"
target triple = "powerpc64-unknown-linux-gnu"

define i8* @test_stbu(i8* %base, i8 zeroext %val) nounwind {
entry:
  %arrayidx = getelementptr inbounds i8, i8* %base, i64 16
  store i8 %val, i8* %arrayidx, align 1
  ret i8* %arrayidx
}
; CHECK: @test_stbu
; CHECK: %entry
; CHECK-NEXT: stbu
; CHECK-NEXT: blr

define i8* @test_stbux(i8* %base, i8 zeroext %val, i64 %offset) nounwind {
entry:
  %arrayidx = getelementptr inbounds i8, i8* %base, i64 %offset
  store i8 %val, i8* %arrayidx, align 1
  ret i8* %arrayidx
}
; CHECK: @test_stbux
; CHECK: %entry
; CHECK-NEXT: stbux
; CHECK-NEXT: blr

define i16* @test_sthu(i16* %base, i16 zeroext %val) nounwind {
entry:
  %arrayidx = getelementptr inbounds i16, i16* %base, i64 16
  store i16 %val, i16* %arrayidx, align 2
  ret i16* %arrayidx
}
; CHECK: @test_sthu
; CHECK: %entry
; CHECK-NEXT: sthu
; CHECK-NEXT: blr

define i16* @test_sthux(i16* %base, i16 zeroext %val, i64 %offset) nounwind {
entry:
  %arrayidx = getelementptr inbounds i16, i16* %base, i64 %offset
  store i16 %val, i16* %arrayidx, align 2
  ret i16* %arrayidx
}
; CHECK: @test_sthux
; CHECK: %entry
; CHECK-NEXT: sldi
; CHECK-NEXT: sthux
; CHECK-NEXT: blr

define i32* @test_stwu(i32* %base, i32 zeroext %val) nounwind {
entry:
  %arrayidx = getelementptr inbounds i32, i32* %base, i64 16
  store i32 %val, i32* %arrayidx, align 4
  ret i32* %arrayidx
}
; CHECK: @test_stwu
; CHECK: %entry
; CHECK-NEXT: stwu
; CHECK-NEXT: blr

define i32* @test_stwux(i32* %base, i32 zeroext %val, i64 %offset) nounwind {
entry:
  %arrayidx = getelementptr inbounds i32, i32* %base, i64 %offset
  store i32 %val, i32* %arrayidx, align 4
  ret i32* %arrayidx
}
; CHECK: @test_stwux
; CHECK: %entry
; CHECK-NEXT: sldi
; CHECK-NEXT: stwux
; CHECK-NEXT: blr

define i8* @test_stbu8(i8* %base, i64 %val) nounwind {
entry:
  %conv = trunc i64 %val to i8
  %arrayidx = getelementptr inbounds i8, i8* %base, i64 16
  store i8 %conv, i8* %arrayidx, align 1
  ret i8* %arrayidx
}
; CHECK: @test_stbu8
; CHECK: %entry
; CHECK-NEXT: stbu
; CHECK-NEXT: blr

define i8* @test_stbux8(i8* %base, i64 %val, i64 %offset) nounwind {
entry:
  %conv = trunc i64 %val to i8
  %arrayidx = getelementptr inbounds i8, i8* %base, i64 %offset
  store i8 %conv, i8* %arrayidx, align 1
  ret i8* %arrayidx
}
; CHECK: @test_stbux8
; CHECK: %entry
; CHECK-NEXT: stbux
; CHECK-NEXT: blr

define i16* @test_sthu8(i16* %base, i64 %val) nounwind {
entry:
  %conv = trunc i64 %val to i16
  %arrayidx = getelementptr inbounds i16, i16* %base, i64 16
  store i16 %conv, i16* %arrayidx, align 2
  ret i16* %arrayidx
}
; CHECK: @test_sthu
; CHECK: %entry
; CHECK-NEXT: sthu
; CHECK-NEXT: blr

define i16* @test_sthux8(i16* %base, i64 %val, i64 %offset) nounwind {
entry:
  %conv = trunc i64 %val to i16
  %arrayidx = getelementptr inbounds i16, i16* %base, i64 %offset
  store i16 %conv, i16* %arrayidx, align 2
  ret i16* %arrayidx
}
; CHECK: @test_sthux
; CHECK: %entry
; CHECK-NEXT: sldi
; CHECK-NEXT: sthux
; CHECK-NEXT: blr

define i32* @test_stwu8(i32* %base, i64 %val) nounwind {
entry:
  %conv = trunc i64 %val to i32
  %arrayidx = getelementptr inbounds i32, i32* %base, i64 16
  store i32 %conv, i32* %arrayidx, align 4
  ret i32* %arrayidx
}
; CHECK: @test_stwu
; CHECK: %entry
; CHECK-NEXT: stwu
; CHECK-NEXT: blr

define i32* @test_stwux8(i32* %base, i64 %val, i64 %offset) nounwind {
entry:
  %conv = trunc i64 %val to i32
  %arrayidx = getelementptr inbounds i32, i32* %base, i64 %offset
  store i32 %conv, i32* %arrayidx, align 4
  ret i32* %arrayidx
}
; CHECK: @test_stwux
; CHECK: %entry
; CHECK-NEXT: sldi
; CHECK-NEXT: stwux
; CHECK-NEXT: blr

define i64* @test_stdu(i64* %base, i64 %val) nounwind {
entry:
  %arrayidx = getelementptr inbounds i64, i64* %base, i64 16
  store i64 %val, i64* %arrayidx, align 8
  ret i64* %arrayidx
}
; CHECK: @test_stdu
; CHECK: %entry
; CHECK-NEXT: stdu
; CHECK-NEXT: blr

define i64* @test_stdux(i64* %base, i64 %val, i64 %offset) nounwind {
entry:
  %arrayidx = getelementptr inbounds i64, i64* %base, i64 %offset
  store i64 %val, i64* %arrayidx, align 8
  ret i64* %arrayidx
}
; CHECK: @test_stdux
; CHECK: %entry
; CHECK-NEXT: sldi
; CHECK-NEXT: stdux
; CHECK-NEXT: blr