1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
|
; Check that [sl]dc1 are normally emitted. MIPS32r2 should have [sl]dxc1 too.
; RUN: llc -march=mipsel -mcpu=mips32 -relocation-model=pic < %s | \
; RUN: FileCheck %s -check-prefixes=ALL,32R1-LDC1
; RUN: llc -march=mipsel -mcpu=mips32r2 -relocation-model=pic < %s | \
; RUN: FileCheck %s -check-prefixes=ALL,32R2-LDXC1
; RUN: llc -march=mipsel -mcpu=mips32r6 -relocation-model=pic < %s | \
; RUN: FileCheck %s -check-prefixes=ALL,32R6-LDC1
; RUN: llc -march=mipsel -mcpu=mips32r3 -mattr=+micromips \
; RUN: -relocation-model=pic < %s | FileCheck %s -check-prefixes=ALL,MM
; RUN: llc -march=mipsel -mcpu=mips32r6 -mattr=+micromips \
; RUN: -relocation-model=pic < %s | FileCheck %s -check-prefixes=ALL,MM
; Check that -mno-ldc1-sdc1 disables [sl]dc1
; RUN: llc -march=mipsel -relocation-model=pic -mno-ldc1-sdc1 \
; RUN: -mcpu=mips32 < %s | \
; RUN: FileCheck %s -check-prefixes=ALL,32R1,32R1-LE,32R1-LE-PIC
; RUN: llc -march=mipsel -relocation-model=pic -mno-ldc1-sdc1 \
; RUN: -mcpu=mips32r2 < %s | \
; RUN: FileCheck %s -check-prefixes=ALL,32R2,32R2-LE,32R2-LE-PIC
; RUN: llc -march=mipsel -relocation-model=pic -mno-ldc1-sdc1 \
; RUN: -mcpu=mips32r6 < %s | \
; RUN: FileCheck %s -check-prefixes=ALL,32R6,32R6-LE,32R6-LE-PIC
; RUN: llc -march=mipsel -relocation-model=pic -mno-ldc1-sdc1 -mcpu=mips32r3 \
; RUN: -mattr=+micromips < %s | \
; RUN: FileCheck %s -check-prefixes=ALL,MM-MNO-PIC,MM-MNO-LE-PIC
; RUN: llc -march=mipsel -relocation-model=pic -mno-ldc1-sdc1 -mcpu=mips32r6 \
; RUN: -mattr=+micromips < %s | \
; RUN: FileCheck %s -check-prefixes=ALL,MM-MNO-PIC,MM-MNO-LE-PIC
; Check again for big-endian
; RUN: llc -march=mips -relocation-model=pic -mno-ldc1-sdc1 \
; RUN: -mcpu=mips32 < %s | \
; RUN: FileCheck %s -check-prefixes=ALL,32R1,32R1-BE,32R1-BE-PIC
; RUN: llc -march=mips -relocation-model=pic -mno-ldc1-sdc1 \
; RUN: -mcpu=mips32r2 < %s | \
; RUN: FileCheck %s -check-prefixes=ALL,32R2,32R2-BE,32R2-BE-PIC
; RUN: llc -march=mips -relocation-model=pic -mno-ldc1-sdc1 \
; RUN: -mcpu=mips32r6 < %s | \
; RUN: FileCheck %s -check-prefixes=ALL,32R6,32R6-BE,32R6-BE-PIC
; RUN: llc -march=mips -relocation-model=pic -mno-ldc1-sdc1 -mcpu=mips32r3 \
; RUN: -mattr=+micromips < %s | \
; RUN: FileCheck %s -check-prefixes=ALL,MM-MNO-PIC,MM-MNO-BE-PIC
; RUN: llc -march=mips -relocation-model=pic -mno-ldc1-sdc1 -mcpu=mips32r6 \
; RUN: -mattr=+micromips < %s | \
; RUN: FileCheck %s -check-prefixes=ALL,MM-MNO-PIC,MM-MNO-BE-PIC
; Check again for the static relocation model
; RUN: llc -march=mipsel -relocation-model=static -mno-ldc1-sdc1 \
; RUN: -mcpu=mips32 < %s | \
; RUN: FileCheck %s -check-prefixes=ALL,32R1,32R1-LE,32R1-LE-STATIC
; RUN: llc -march=mipsel -relocation-model=static -mno-ldc1-sdc1 \
; RUN: -mcpu=mips32r2 < %s | \
; RUN: FileCheck %s -check-prefixes=ALL,32R2,32R2-LE,32R2-LE-STATIC
; RUN: llc -march=mipsel -relocation-model=static -mno-ldc1-sdc1 \
; RUN: -mcpu=mips32r6 < %s | \
; RUN: FileCheck %s -check-prefixes=ALL,32R6,32R6-LE,32R6-LE-STATIC
; RUN: llc -march=mipsel -relocation-model=static -mcpu=mips32r3 \
; RUN: -mattr=+micromips < %s | FileCheck %s -check-prefixes=ALL,MM-STATIC_PIC
; RUN: llc -march=mipsel -relocation-model=static -mcpu=mips32r6 \
; RUN: -mattr=+micromips < %s | FileCheck %s -check-prefixes=ALL,MM-STATIC-PIC
@g0 = common global double 0.000000e+00, align 8
; ALL-LABEL: test_ldc1:
; 32R1-LE-PIC-DAG: lw $[[R0:[0-9]+]], 0(${{[0-9]+}})
; 32R1-LE-PIC-DAG: lw $[[R1:[0-9]+]], 4(${{[0-9]+}})
; 32R1-LE-PIC-DAG: mtc1 $[[R0]], $f0
; 32R1-LE-PIC-DAG: mtc1 $[[R1]], $f1
; 32R2-LE-PIC-DAG: lw $[[R0:[0-9]+]], 0(${{[0-9]+}})
; 32R2-LE-PIC-DAG: lw $[[R1:[0-9]+]], 4(${{[0-9]+}})
; 32R2-LE-PIC-DAG: mtc1 $[[R0]], $f0
; 32R2-LE-PIC-DAG: mthc1 $[[R1]], $f0
; 32R6-LE-PIC-DAG: lw $[[R0:[0-9]+]], 0(${{[0-9]+}})
; 32R6-LE-PIC-DAG: lw $[[R1:[0-9]+]], 4(${{[0-9]+}})
; 32R6-LE-PIC-DAG: mtc1 $[[R0]], $f0
; 32R6-LE-PIC-DAG: mthc1 $[[R1]], $f0
; 32R1-LE-STATIC-DAG: lui $[[R0:[0-9]+]], %hi(g0)
; 32R1-LE-STATIC-DAG: lw $[[R1:[0-9]+]], %lo(g0)($[[R0]])
; 32R1-LE-STATIC-DAG: addiu $[[R2:[0-9]+]], $[[R0]], %lo(g0)
; 32R1-LE-STATIC-DAG: lw $[[R3:[0-9]+]], 4($[[R2]])
; 32R1-LE-STATIC-DAG: mtc1 $[[R1]], $f0
; 32R1-LE-STATIC-DAG: mtc1 $[[R3]], $f1
; 32R2-LE-STATIC-DAG: lui $[[R0:[0-9]+]], %hi(g0)
; 32R2-LE-STATIC-DAG: lw $[[R1:[0-9]+]], %lo(g0)($[[R0]])
; 32R2-LE-STATIC-DAG: addiu $[[R2:[0-9]+]], $[[R0]], %lo(g0)
; 32R2-LE-STATIC-DAG: lw $[[R3:[0-9]+]], 4($[[R2]])
; 32R2-LE-STATIC-DAG: mtc1 $[[R1]], $f0
; 32R2-LE-STATIC-DAG: mthc1 $[[R3]], $f0
; 32R6-LE-STATIC-DAG: lui $[[R0:[0-9]+]], %hi(g0)
; 32R6-LE-STATIC-DAG: lw $[[R1:[0-9]+]], %lo(g0)($[[R0]])
; 32R6-LE-STATIC-DAG: addiu $[[R2:[0-9]+]], $[[R0]], %lo(g0)
; 32R6-LE-STATIC-DAG: lw $[[R3:[0-9]+]], 4($[[R2]])
; 32R6-LE-STATIC-DAG: mtc1 $[[R1]], $f0
; 32R6-LE-STATIC-DAG: mthc1 $[[R3]], $f0
; 32R1-BE-PIC-DAG: lw $[[R0:[0-9]+]], 0(${{[0-9]+}})
; 32R1-BE-PIC-DAG: lw $[[R1:[0-9]+]], 4(${{[0-9]+}})
; 32R1-BE-PIC-DAG: mtc1 $[[R1]], $f0
; 32R1-BE-PIC-DAG: mtc1 $[[R0]], $f1
; 32R2-BE-PIC-DAG: lw $[[R0:[0-9]+]], 0(${{[0-9]+}})
; 32R2-BE-PIC-DAG: lw $[[R1:[0-9]+]], 4(${{[0-9]+}})
; 32R2-BE-PIC-DAG: mtc1 $[[R1]], $f0
; 32R2-BE-PIC-DAG: mthc1 $[[R0]], $f0
; 32R6-BE-PIC-DAG: lw $[[R0:[0-9]+]], 0(${{[0-9]+}})
; 32R6-BE-PIC-DAG: lw $[[R1:[0-9]+]], 4(${{[0-9]+}})
; 32R6-BE-PIC-DAG: mtc1 $[[R1]], $f0
; 32R6-BE-PIC-DAG: mthc1 $[[R0]], $f0
; 32R1-LDC1: ldc1 $f0, 0(${{[0-9]+}})
; 32R2-LDXC1: ldc1 $f0, 0(${{[0-9]+}})
; 32R6-LDC1: ldc1 $f0, 0(${{[0-9]+}})
; MM: lui $[[R0:[0-9]+]], %hi(_gp_disp)
; MM: addiu $[[R1:[0-9]+]], $[[R0]], %lo(_gp_disp)
; MM: addu $[[R2:[0-9]+]], $[[R1]], $25
; MM: lw $[[R3:[0-9]+]], %got(g0)($[[R2]])
; MM: ldc1 $f0, 0($[[R3]])
; MM-MNO-PIC: lui $[[R0:[0-9]+]], %hi(_gp_disp)
; MM-MNO-PIC: addiu $[[R1:[0-9]+]], $[[R0]], %lo(_gp_disp)
; MM-MNO-PIC: addu $[[R2:[0-9]+]], $[[R1]], $25
; MM-MNO-PIC: lw $[[R3:[0-9]+]], %got(g0)($[[R2]])
; MM-MNO-PIC-DAG: lw16 $[[R4:[0-9]+]], 0($[[R3]])
; MM-MNO-PIC-DAG: lw16 $[[R5:[0-9]+]], 4($[[R3]])
; MM-MNO-LE-PIC-DAG: mtc1 $[[R4]], $f0
; MM-MNO-LE-PIC-DAG: mthc1 $[[R5]], $f0
; MM-MNO-BE-PIC-DAG: mtc1 $[[R5]], $f0
; MM-MNO-BE-PIC-DAG: mthc1 $[[R4]], $f0
; MM-STATIC-PIC: lui $[[R0:[0-9]+]], %hi(g0)
; MM-STATIC-PIC: ldc1 $f0, %lo(g0)($[[R0]])
define double @test_ldc1() {
entry:
%0 = load double, double* @g0, align 8
ret double %0
}
; ALL-LABEL: test_sdc1:
; 32R1-LE-PIC-DAG: mfc1 $[[R0:[0-9]+]], $f12
; 32R1-LE-PIC-DAG: mfc1 $[[R1:[0-9]+]], $f13
; 32R1-LE-PIC-DAG: sw $[[R0]], 0(${{[0-9]+}})
; 32R1-LE-PIC-DAG: sw $[[R1]], 4(${{[0-9]+}})
; 32R2-LE-PIC-DAG: mfc1 $[[R0:[0-9]+]], $f12
; 32R2-LE-PIC-DAG: mfhc1 $[[R1:[0-9]+]], $f12
; 32R2-LE-PIC-DAG: sw $[[R0]], 0(${{[0-9]+}})
; 32R2-LE-PIC-DAG: sw $[[R1]], 4(${{[0-9]+}})
; 32R6-LE-PIC-DAG: mfc1 $[[R0:[0-9]+]], $f12
; 32R6-LE-PIC-DAG: mfhc1 $[[R1:[0-9]+]], $f12
; 32R6-LE-PIC-DAG: sw $[[R0]], 0(${{[0-9]+}})
; 32R6-LE-PIC-DAG: sw $[[R1]], 4(${{[0-9]+}})
; 32R1-LE-STATIC-DAG: mfc1 $[[R0:[0-9]+]], $f12
; 32R1-LE-STATIC-DAG: mfc1 $[[R1:[0-9]+]], $f13
; 32R1-LE-STATIC-DAG: lui $[[R2:[0-9]+]], %hi(g0)
; 32R1-LE-STATIC-DAG: sw $[[R0]], %lo(g0)($[[R2]])
; 32R1-LE-STATIC-DAG: addiu $[[R3:[0-9]+]], $[[R2]], %lo(g0)
; 32R1-LE-STATIC-DAG: sw $[[R1]], 4($[[R3]])
; 32R2-LE-STATIC-DAG: mfc1 $[[R0:[0-9]+]], $f12
; 32R2-LE-STATIC-DAG: mfhc1 $[[R1:[0-9]+]], $f12
; 32R2-LE-STATIC-DAG: lui $[[R2:[0-9]+]], %hi(g0)
; 32R2-LE-STATIC-DAG: sw $[[R0]], %lo(g0)($[[R2]])
; 32R2-LE-STATIC-DAG: addiu $[[R3:[0-9]+]], $[[R2]], %lo(g0)
; 32R2-LE-STATIC-DAG: sw $[[R1]], 4($[[R3]])
; 32R6-LE-STATIC-DAG: mfc1 $[[R0:[0-9]+]], $f12
; 32R6-LE-STATIC-DAG: mfhc1 $[[R1:[0-9]+]], $f12
; 32R6-LE-STATIC-DAG: lui $[[R2:[0-9]+]], %hi(g0)
; 32R6-LE-STATIC-DAG: sw $[[R0]], %lo(g0)($[[R2]])
; 32R6-LE-STATIC-DAG: addiu $[[R3:[0-9]+]], $[[R2]], %lo(g0)
; 32R6-LE-STATIC-DAG: sw $[[R1]], 4($[[R3]])
; 32R1-BE-PIC-DAG: mfc1 $[[R0:[0-9]+]], $f12
; 32R1-BE-PIC-DAG: mfc1 $[[R1:[0-9]+]], $f13
; 32R1-BE-PIC-DAG: sw $[[R1]], 0(${{[0-9]+}})
; 32R1-BE-PIC-DAG: sw $[[R0]], 4(${{[0-9]+}})
; 32R2-BE-PIC-DAG: mfc1 $[[R0:[0-9]+]], $f12
; 32R2-BE-PIC-DAG: mfhc1 $[[R1:[0-9]+]], $f12
; 32R2-BE-PIC-DAG: sw $[[R1]], 0(${{[0-9]+}})
; 32R2-BE-PIC-DAG: sw $[[R0]], 4(${{[0-9]+}})
; 32R6-BE-PIC-DAG: mfc1 $[[R0:[0-9]+]], $f12
; 32R6-BE-PIC-DAG: mfhc1 $[[R1:[0-9]+]], $f12
; 32R6-BE-PIC-DAG: sw $[[R1]], 0(${{[0-9]+}})
; 32R6-BE-PIC-DAG: sw $[[R0]], 4(${{[0-9]+}})
; 32R1-LDC1: sdc1 $f{{[0-9]+}}, 0(${{[0-9]+}})
; 32R2-LDXC1: sdc1 $f{{[0-9]+}}, 0(${{[0-9]+}})
; 32R6-LDC1: sdc1 $f{{[0-9]+}}, 0(${{[0-9]+}})
; MM: lui $[[R0:[0-9]+]], %hi(_gp_disp)
; MM: addiu $[[R1:[0-9]+]], $[[R0]], %lo(_gp_disp)
; MM: addu $[[R2:[0-9]+]], $[[R1]], $25
; MM: lw $[[R3:[0-9]+]], %got(g0)($[[R2]])
; MM: sdc1 $f12, 0($[[R3]])
; MM-MNO-PIC: lui $[[R0:[0-9]+]], %hi(_gp_disp)
; MM-MNO-PIC: addiu $[[R1:[0-9]+]], $[[R0]], %lo(_gp_disp)
; MM-MNO-PIC: addu $[[R2:[0-9]+]], $[[R1]], $25
; MM-MNO-LE-PIC-DAG: mfc1 $[[R3:[0-9]+]], $f12
; MM-MNO-BE-PIC-DAG: mfhc1 $[[R3:[0-9]+]], $f12
; MM-MNO-PIC-DAG: lw $[[R4:[0-9]+]], %got(g0)($[[R2]])
; MM-MNO-PIC-DAG: sw16 $[[R3]], 0($[[R4]])
; MM-MNO-LE-PIC-DAG: mfhc1 $[[R5:[0-9]+]], $f12
; MM-MNO-BE-PIC-DAG: mfc1 $[[R5:[0-9]+]], $f12
; MM-MNO-PIC-DAG: sw16 $[[R5]], 4($[[R4]])
; MM-STATIC-PIC: lui $[[R0:[0-9]+]], %hi(g0)
; MM-STATIC-PIC: sdc1 $f12, %lo(g0)($[[R0]])
define void @test_sdc1(double %a) {
entry:
store double %a, double* @g0, align 8
ret void
}
; ALL-LABEL: test_ldxc1:
; 32R1-LE-DAG: lw $[[R0:[0-9]+]], 0(${{[0-9]+}})
; 32R1-LE-DAG: lw $[[R1:[0-9]+]], 4(${{[0-9]+}})
; 32R1-BE-DAG: lw $[[R0:[0-9]+]], 4(${{[0-9]+}})
; 32R1-BE-DAG: lw $[[R1:[0-9]+]], 0(${{[0-9]+}})
; 32R1-DAG: mtc1 $[[R0]], $f0
; 32R1-DAG: mtc1 $[[R1]], $f1
; 32R2-LE-DAG: lw $[[R0:[0-9]+]], 0(${{[0-9]+}})
; 32R2-LE-DAG: lw $[[R1:[0-9]+]], 4(${{[0-9]+}})
; 32R2-BE-DAG: lw $[[R0:[0-9]+]], 4(${{[0-9]+}})
; 32R2-BE-DAG: lw $[[R1:[0-9]+]], 0(${{[0-9]+}})
; 32R2-DAG: mtc1 $[[R0]], $f0
; 32R2-DAG: mthc1 $[[R1]], $f0
; 32R6-LE-DAG: lw $[[R0:[0-9]+]], 0(${{[0-9]+}})
; 32R6-LE-DAG: lw $[[R1:[0-9]+]], 4(${{[0-9]+}})
; 32R6-BE-DAG: lw $[[R0:[0-9]+]], 4(${{[0-9]+}})
; 32R6-BE-DAG: lw $[[R1:[0-9]+]], 0(${{[0-9]+}})
; 32R6-DAG: mtc1 $[[R0]], $f0
; 32R6-DAG: mthc1 $[[R1]], $f0
; 32R1-LDC1: ldc1 $f0, 0(${{[0-9]+}})
; 32R2-LDXC1: sll $[[OFFSET:[0-9]+]], $5, 3
; 32R2-LDXC1: ldxc1 $f0, $[[OFFSET]]($4)
; 32R6-LDC1: ldc1 $f0, 0(${{[0-9]+}})
; MM: sll16 $[[R0:[0-9]+]], $5, 3
; MM: addu16 $[[R1:[0-9]+]], $4, $[[R0]]
; MM: ldc1 $f0, 0($[[R1]])
; MM-MNO-PIC: sll16 $[[R0:[0-9]+]], $5, 3
; MM-MNO-PIC: addu16 $[[R1:[0-9]+]], $4, $[[R0]]
; MM-MNO-PIC-DAG: lw16 $[[R2:[0-9]+]], 0($[[R1]])
; MM-MNO-PIC-DAG: lw16 $[[R3:[0-9]+]], 4($[[R1]])
; MM-MNO-LE-PIC: mtc1 $[[R2]], $f0
; MM-MNO-LE-PIC: mthc1 $[[R3]], $f0
; MM-MNO-BE-PIC: mtc1 $[[R3]], $f0
; MM-MNO-BE-PIC: mthc1 $[[R2]], $f0
; MM-STATIC-PIC: sll16 $[[R0:[0-9]+]], $5, 3
; MM-STATIC-PIC: addu16 $[[R1:[0-9]+]], $4, $[[R0]]
; MM-STATIC-PIC: ldc1 $f0, 0($[[R1]])
define double @test_ldxc1(double* nocapture readonly %a, i32 %i) {
entry:
%arrayidx = getelementptr inbounds double, double* %a, i32 %i
%0 = load double, double* %arrayidx, align 8
ret double %0
}
; ALL-LABEL: test_sdxc1:
; 32R1-DAG: mfc1 $[[R0:[0-9]+]], $f12
; 32R1-DAG: mfc1 $[[R1:[0-9]+]], $f13
; 32R1-DAG: sw $[[R0]], 0(${{[0-9]+}})
; 32R1-DAG: sw $[[R1]], 4(${{[0-9]+}})
; 32R2-DAG: mfc1 $[[R0:[0-9]+]], $f12
; 32R2-DAG: mfhc1 $[[R1:[0-9]+]], $f12
; 32R2-DAG: sw $[[R0]], 0(${{[0-9]+}})
; 32R2-DAG: sw $[[R1]], 4(${{[0-9]+}})
; 32R6-DAG: mfc1 $[[R0:[0-9]+]], $f12
; 32R6-DAG: mfhc1 $[[R1:[0-9]+]], $f12
; 32R6-DAG: sw $[[R0]], 0(${{[0-9]+}})
; 32R6-DAG: sw $[[R1]], 4(${{[0-9]+}})
; 32R1-LDC1: sdc1 $f{{[0-9]+}}, 0(${{[0-9]+}})
; 32R2-LDXC1: sll $[[OFFSET:[0-9]+]], $7, 3
; 32R2-LDXC1: sdxc1 $f{{[0-9]+}}, $[[OFFSET]]($6)
; 32R6-LDC1: sdc1 $f{{[0-9]+}}, 0(${{[0-9]+}})
; MM: sll16 $[[R0:[0-9]+]], $7, 3
; MM: addu16 $[[R1:[0-9]+]], $6, $[[R0]]
; MM: sdc1 $f12, 0($[[R1]])
; MM-MNO-PIC: sll16 $[[R0:[0-9]+]], $7, 3
; MM-MNO-PIC: addu16 $[[R1:[0-9]+]], $6, $[[R0]]
; MM-MNO-LE-PIC-DAG: mfc1 $[[R2:[0-9]+]], $f12
; MM-MNO-BE-PIC-DAG: mfhc1 $[[R2:[0-9]+]], $f12
; MM-MNO-PIC-DAG: sw16 $[[R2]], 0($[[R1]])
; MM-MNO-LE-PIC-DAG: mfhc1 $[[R3:[0-9]+]], $f12
; MM-MNO-BE-PIC-DAG: mfc1 $[[R3:[0-9]+]], $f12
; MM-MNO-PIC-DAG: sw16 $[[R3]], 4($[[R1]])
; MM-STATIC-PIC: sll16 $[[R0:[0-9]+]], $7, 3
; MM-STATIC-PIC: addu16 $[[R1:[0-9]+]], $6, $[[R0]]
; MM-STATIC-PIC: sdc1 $f12, 0($[[R1]])
define void @test_sdxc1(double %b, double* nocapture %a, i32 %i) {
entry:
%arrayidx = getelementptr inbounds double, double* %a, i32 %i
store double %b, double* %arrayidx, align 8
ret void
}
|
